e1aceef955
Changed index 3 to be an exception of the default Rcomp Value BUG=None BRANCH=None TEST=Tested on FAB 4 SKU 1 Change-Id: I154c254835c4f6995183840cc241feeb9a448cdb Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: f08eba3cf623b5869a7bb03fb3b6ba084cdd1622 Original-Change-Id: I0fbcff2c3526c4ed7cf90088ca23b43774cb9f8f Original-Signed-off-by: Brandon Breitenstein <brandon.breitenstein@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/312715 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Original-Reviewed-by: Freddy Paul <freddy.paul@intel.com> Reviewed-on: https://review.coreboot.org/12591 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
65 lines
1.9 KiB
C
65 lines
1.9 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2014 Google Inc.
|
|
* Copyright (C) 2015 Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <string.h>
|
|
#include <soc/pei_data.h>
|
|
#include <soc/pei_wrapper.h>
|
|
#include "boardid.h"
|
|
|
|
/* PCH_MEM_CFG[3:0] */
|
|
#define MAX_MEMORY_CONFIG 0x10
|
|
#define RCOMP_TARGET_PARAMS 0x5
|
|
#define K4E6E304EE_MEM_ID 0x3
|
|
|
|
void mainboard_fill_pei_data(struct pei_data *pei_data)
|
|
{
|
|
/* DQ byte map */
|
|
const u8 dq_map[2][12] = {
|
|
{ 0x0F, 0xF0, 0x00, 0xF0, 0x0F, 0xF0 ,
|
|
0x0F, 0x00, 0xFF, 0x00, 0xFF, 0x00 },
|
|
{ 0x0F, 0xF0, 0x00, 0xF0, 0x0F, 0xF0 ,
|
|
0x0F, 0x00, 0xFF, 0x00, 0xFF, 0x00 } };
|
|
/* DQS CPU<>DRAM map */
|
|
const u8 dqs_map[2][8] = {
|
|
{ 0, 1, 3, 2, 6, 5, 4, 7 },
|
|
{ 2, 3, 0, 1, 6, 7, 4, 5 } };
|
|
|
|
/* Rcomp resistor */
|
|
const u16 RcompResistor[3] = { 200, 81, 162 };
|
|
|
|
/* Rcomp target */
|
|
static const u16 RcompTarget[RCOMP_TARGET_PARAMS] = {
|
|
100, 40, 40, 23, 40 };
|
|
|
|
/*Strengthen the Rcomp Target Ctrl for 8GB K4E6E304EE -EGCF*/
|
|
static const u16 StrengthendRcompTarget[RCOMP_TARGET_PARAMS] = {
|
|
100, 40, 40, 21, 40 };
|
|
|
|
|
|
memcpy(pei_data->dq_map, dq_map, sizeof(dq_map));
|
|
memcpy(pei_data->dqs_map, dqs_map, sizeof(dqs_map));
|
|
memcpy(pei_data->RcompResistor, RcompResistor,
|
|
sizeof(RcompResistor));
|
|
if (pei_data->mem_cfg_id == K4E6E304EE_MEM_ID) {
|
|
memcpy(pei_data->RcompTarget, StrengthendRcompTarget,
|
|
sizeof(StrengthendRcompTarget));
|
|
} else {
|
|
memcpy(pei_data->RcompTarget, RcompTarget,
|
|
sizeof(RcompTarget));
|
|
}
|
|
|
|
}
|