b890a1228d
As per discussion with lawyers[tm], it's not a good idea to
shorten the license header too much - not for legal reasons
but because there are tools that look for them, and giving
them a standard pattern simplifies things.
However, we got confirmation that we don't have to update
every file ever added to coreboot whenever the FSF gets a
new lease, but can drop the address instead.
util/kconfig is excluded because that's imported code that
we may want to synchronize every now and then.
$ find * -type f -exec sed -i "s:Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, *MA[, ]*02110-1301[, ]*USA:Foundation, Inc.:" {} +
$ find * -type f -exec sed -i "s:Foundation, Inc., 51 Franklin Street, Suite 500, Boston, MA 02110-1335, USA:Foundation, Inc.:" {} +
$ find * -type f -exec sed -i "s:Foundation, Inc., 59 Temple Place[-, ]*Suite 330, Boston, MA *02111-1307[, ]*USA:Foundation, Inc.:" {} +
$ find * -type f -exec sed -i "s:Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.:Foundation, Inc.:" {} +
$ find * -type f
-a \! -name \*.patch \
-a \! -name \*_shipped \
-a \! -name LICENSE_GPL \
-a \! -name LGPL.txt \
-a \! -name COPYING \
-a \! -name DISCLAIMER \
-exec sed -i "/Foundation, Inc./ N;s:Foundation, Inc.* USA\.* *:Foundation, Inc. :;s:Foundation, Inc. $:Foundation, Inc.:" {} +
Change-Id: Icc968a5a5f3a5df8d32b940f9cdb35350654bef9
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-on: http://review.coreboot.org/9233
Tested-by: build bot (Jenkins)
Reviewed-by: Vladimir Serbinenko <phcoder@gmail.com>
123 lines
3 KiB
C
123 lines
3 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008-2009 coresystems GmbH
|
|
* Copyright (C) 2014 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc.
|
|
*/
|
|
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <console/console.h>
|
|
#include <arch/io.h>
|
|
#include <cpu/cpu.h>
|
|
#include <cpu/x86/cache.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <string.h>
|
|
#include <soc/iomap.h>
|
|
#include <soc/pch.h>
|
|
#include <soc/pm.h>
|
|
#include <soc/smm.h>
|
|
|
|
void southbridge_smm_clear_state(void)
|
|
{
|
|
u32 smi_en;
|
|
|
|
printk(BIOS_DEBUG, "Initializing Southbridge SMI...");
|
|
printk(BIOS_SPEW, " ... pmbase = 0x%04x\n", ACPI_BASE_ADDRESS);
|
|
|
|
smi_en = inl(ACPI_BASE_ADDRESS + SMI_EN);
|
|
if (smi_en & APMC_EN) {
|
|
printk(BIOS_INFO, "SMI# handler already enabled?\n");
|
|
return;
|
|
}
|
|
|
|
printk(BIOS_DEBUG, "\n");
|
|
|
|
/* Dump and clear status registers */
|
|
clear_smi_status();
|
|
clear_pm1_status();
|
|
clear_tco_status();
|
|
clear_gpe_status();
|
|
}
|
|
|
|
void southbridge_smm_enable_smi(void)
|
|
{
|
|
printk(BIOS_DEBUG, "Enabling SMIs.\n");
|
|
/* Configure events */
|
|
enable_pm1(PWRBTN_EN | GBL_EN);
|
|
disable_gpe(PME_B0_EN);
|
|
|
|
/* Enable SMI generation:
|
|
* - on APMC writes (io 0xb2)
|
|
* - on writes to SLP_EN (sleep states)
|
|
* - on writes to GBL_RLS (bios commands)
|
|
* No SMIs:
|
|
* - on microcontroller writes (io 0x62/0x66)
|
|
* - on TCO events
|
|
*/
|
|
enable_smi(APMC_EN | SLP_SMI_EN | GBL_SMI_EN | EOS);
|
|
}
|
|
|
|
void southbridge_trigger_smi(void)
|
|
{
|
|
/**
|
|
* There are several methods of raising a controlled SMI# via
|
|
* software, among them:
|
|
* - Writes to io 0xb2 (APMC)
|
|
* - Writes to the Local Apic ICR with Delivery mode SMI.
|
|
*
|
|
* Using the local apic is a bit more tricky. According to
|
|
* AMD Family 11 Processor BKDG no destination shorthand must be
|
|
* used.
|
|
* The whole SMM initialization is quite a bit hardware specific, so
|
|
* I'm not too worried about the better of the methods at the moment
|
|
*/
|
|
|
|
/* raise an SMI interrupt */
|
|
printk(BIOS_SPEW, " ... raise SMI#\n");
|
|
outb(0x00, 0xb2);
|
|
}
|
|
|
|
void southbridge_clear_smi_status(void)
|
|
{
|
|
/* Clear SMI status */
|
|
clear_smi_status();
|
|
|
|
/* Clear PM1 status */
|
|
clear_pm1_status();
|
|
|
|
/* Set EOS bit so other SMIs can occur. */
|
|
enable_smi(EOS);
|
|
}
|
|
|
|
void smm_setup_structures(void *gnvs, void *tcg, void *smi1)
|
|
{
|
|
/*
|
|
* Issue SMI to set the gnvs pointer in SMM.
|
|
* tcg and smi1 are unused.
|
|
*
|
|
* EAX = APM_CNT_GNVS_UPDATE
|
|
* EBX = gnvs pointer
|
|
* EDX = APM_CNT
|
|
*/
|
|
asm volatile (
|
|
"outb %%al, %%dx\n\t"
|
|
: /* ignore result */
|
|
: "a" (APM_CNT_GNVS_UPDATE),
|
|
"b" ((u32)gnvs),
|
|
"d" (APM_CNT)
|
|
);
|
|
}
|