40f558e8f4
Implement VOP and eDP drivers, vop and edp clock configuration, framebuffer allocation and display configuration logic. The eDP driver reads panel EDID to determine panel dimensions and the pixel clock used by the VOP. The pixel clock is generating using the NPLL. BUG=chrome-os-partner:31897 TEST=Booted Veyron Pinky and display normal BRANCH=None Change-Id: I01b5c347a3433a108806aec61aa3a875cab8c129 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: e4f863b0b57f2f5293ea8015db86cf7f8acc5853 Original-Change-Id: I61214f55e96bc1dcda9b0f700e5db11e49e5e533 Original-Signed-off-by: huang lin <hl@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/219050 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-on: http://review.coreboot.org/9553 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
30 lines
1.1 KiB
Text
30 lines
1.1 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright 2014 Rockchip Inc.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
|
|
# TODO fill with Versatile Express board data in QEMU.
|
|
chip soc/rockchip/rk3288
|
|
device cpu_cluster 0 on end
|
|
register "vop_id" = "1"
|
|
register "framebuffer_bits_per_pixel" = "16"
|
|
register "lcd_bl_pwm_gpio" = "GPIO(7, A, 0)"
|
|
register "lcd_bl_en_gpio" = "GPIO(7, A, 2)"
|
|
register "lcd_power_on_udelay" = "200000"
|
|
register "bl_power_on_udelay" = "1000"
|
|
register "bl_pwm_to_enable_udelay" = "1000"
|
|
end
|