b993d2f147
Remove the address from the copyright notices. BRANCH=none BUG=None TEST=Build and run on Kunimitsu Change-Id: Ibe8196841d9e76c9ee3a3dbae802ecc63dc7904c Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: cc12d2658324a375d02748098f0a2f4b5d1b5615 Original-Change-Id: I81a71e4ad9b8a66ad0e9a93cbeb512d90eb35906 Original-Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/286266 Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Original-Commit-Queue: Leroy P Leahy <leroy.p.leahy@intel.com> Original-Tested-by: Leroy P Leahy <leroy.p.leahy@intel.com> Reviewed-on: http://review.coreboot.org/11008 Reviewed-by: Leroy P Leahy <leroy.p.leahy@intel.com> Tested-by: build bot (Jenkins)
147 lines
3.5 KiB
C
147 lines
3.5 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008-2009 coresystems GmbH
|
|
* Copyright (C) 2015 Intel Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc.
|
|
*/
|
|
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <elog.h>
|
|
#include <ec/google/chromeec/ec.h>
|
|
#include <soc/iomap.h>
|
|
#include <soc/nvs.h>
|
|
#include <soc/pm.h>
|
|
#include <soc/smm.h>
|
|
#include "ec.h"
|
|
|
|
int mainboard_io_trap_handler(int smif)
|
|
{
|
|
switch (smif) {
|
|
case 0x99:
|
|
printk(BIOS_DEBUG, "Sample\n");
|
|
smm_get_gnvs()->smif = 0;
|
|
break;
|
|
default:
|
|
return 0;
|
|
}
|
|
|
|
/* On success, the IO Trap Handler returns 0
|
|
* On failure, the IO Trap Handler returns a value != 0
|
|
*
|
|
* For now, we force the return value to 0 and log all traps to
|
|
* see what's going on.
|
|
*/
|
|
return 1;
|
|
}
|
|
|
|
static u8 mainboard_smi_ec(void)
|
|
{
|
|
u8 cmd = 0;
|
|
#if IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC)
|
|
u32 pm1_cnt;
|
|
cmd = google_chromeec_get_event();
|
|
|
|
/* Log this event */
|
|
if (IS_ENABLED(CONFIG_ELOG_GSMI) && cmd)
|
|
elog_add_event_byte(ELOG_TYPE_EC_EVENT, cmd);
|
|
|
|
switch (cmd) {
|
|
case EC_HOST_EVENT_LID_CLOSED:
|
|
printk(BIOS_DEBUG, "LID CLOSED, SHUTDOWN\n");
|
|
|
|
/* Go to S5 */
|
|
pm1_cnt = inl(ACPI_BASE_ADDRESS + PM1_CNT);
|
|
pm1_cnt |= (0xf << 10);
|
|
outl(pm1_cnt, ACPI_BASE_ADDRESS + PM1_CNT);
|
|
break;
|
|
}
|
|
#endif
|
|
return cmd;
|
|
}
|
|
|
|
/* gpi_sts is GPIO 47:32 */
|
|
void mainboard_smi_gpi(u32 gpi_sts)
|
|
{
|
|
if (gpi_sts & (1 << EC_SMI_GPI)) {
|
|
/* Process all pending events */
|
|
while (mainboard_smi_ec() != 0)
|
|
;
|
|
}
|
|
}
|
|
|
|
void mainboard_smi_sleep(u8 slp_typ)
|
|
{
|
|
#if IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC)
|
|
/* Disable USB charging if required */
|
|
switch (slp_typ) {
|
|
case 3:
|
|
if (smm_get_gnvs()->s3u0 == 0) {
|
|
google_chromeec_set_usb_charge_mode(
|
|
0, USB_CHARGE_MODE_DISABLED);
|
|
google_chromeec_set_usb_charge_mode(
|
|
1, USB_CHARGE_MODE_DISABLED);
|
|
}
|
|
|
|
/* Enable wake events */
|
|
google_chromeec_set_wake_mask(MAINBOARD_EC_S3_WAKE_EVENTS);
|
|
break;
|
|
case 5:
|
|
if (smm_get_gnvs()->s5u0 == 0) {
|
|
google_chromeec_set_usb_charge_mode(
|
|
0, USB_CHARGE_MODE_DISABLED);
|
|
google_chromeec_set_usb_charge_mode(
|
|
1, USB_CHARGE_MODE_DISABLED);
|
|
}
|
|
|
|
/* Enable wake events */
|
|
google_chromeec_set_wake_mask(MAINBOARD_EC_S5_WAKE_EVENTS);
|
|
break;
|
|
}
|
|
|
|
/* Disable SCI and SMI events */
|
|
google_chromeec_set_smi_mask(0);
|
|
google_chromeec_set_sci_mask(0);
|
|
|
|
/* Clear pending events that may trigger immediate wake */
|
|
while (google_chromeec_get_event() != 0)
|
|
;
|
|
#endif
|
|
}
|
|
|
|
int mainboard_smi_apmc(u8 apmc)
|
|
{
|
|
#if IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC)
|
|
switch (apmc) {
|
|
case APM_CNT_ACPI_ENABLE:
|
|
google_chromeec_set_smi_mask(0);
|
|
/* Clear all pending events */
|
|
while (google_chromeec_get_event() != 0)
|
|
;
|
|
google_chromeec_set_sci_mask(MAINBOARD_EC_SCI_EVENTS);
|
|
break;
|
|
case APM_CNT_ACPI_DISABLE:
|
|
google_chromeec_set_sci_mask(0);
|
|
/* Clear all pending events */
|
|
while (google_chromeec_get_event() != 0)
|
|
;
|
|
google_chromeec_set_smi_mask(MAINBOARD_EC_SMI_EVENTS);
|
|
break;
|
|
}
|
|
#endif
|
|
return 0;
|
|
}
|