c9b398191e
FSP v2.0 Driver supports TempRamInit & TempRamExit APIs to initialize & tear down Cache-As-Ram. Add TempRamInit & TempRamExit usage to ApolloLake SoC when CONFIG_FSP_CAR is enabled. Verified on Intel Leaf Hill CRB and confirmed that Cache-As-Ram is correctly set up and torn down using the FSP v2.0 APIs without coreboot implementation of CAR init/teardown. Change-Id: Ifd6fe8398ea147a5fb8c60076b93205bb94b1f25 Signed-off-by: Brenton Dong <brenton.m.dong@intel.com> Reviewed-on: https://review.coreboot.org/17063 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org> |
||
---|---|---|
.. | ||
broadcom/cygnus | ||
dmp/vortex86ex | ||
imgtec/pistachio | ||
intel | ||
lowrisc/lowrisc | ||
marvell | ||
mediatek/mt8173 | ||
nvidia | ||
qualcomm | ||
rdc/r8610 | ||
rockchip | ||
samsung | ||
ucb/riscv |