.. |
dram
|
ddr3: add missing newline
|
2015-06-23 01:50:33 +02:00 |
oprom
|
realmode/x86: Export vbe_mode_info_valid also in text mode.
|
2015-10-11 15:01:18 +00:00 |
Kconfig
|
southbridge/amd/sb700: Allow use of auxiliary SMBUS controller
|
2015-10-24 02:01:17 +02:00 |
Makefile.inc
|
x86: add standalone verstage support
|
2015-10-14 17:07:52 +00:00 |
azalia_device.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
cardbus_device.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
cpu_device.c
|
device: remove unused x86 include from common code
|
2015-07-09 00:30:56 +02:00 |
device.c
|
resource: Refactor IORESOURCE flags use
|
2015-06-10 05:51:51 +02:00 |
device_romstage.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
device_util.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
hypertransport.c
|
device/hypertransport: Add additional debug output
|
2015-10-23 20:00:07 +02:00 |
pci_class.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
pci_device.c
|
device/pci_device: Set bridge primary bus number before scanning
|
2015-10-25 04:47:10 +01:00 |
pci_early.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
pci_ops.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
pci_rom.c
|
oprom: Fix for 64bit
|
2015-06-22 07:35:21 +02:00 |
pciexp_device.c
|
device/pciexp_device: Tune PCIe bridges before scanning children
|
2015-10-25 04:49:31 +01:00 |
pcix_device.c
|
devicetree: Change scan_bus() prototype in device ops
|
2015-06-04 11:22:53 +02:00 |
pnp_device.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |
root_device.c
|
devicetree: Change scan_bus() prototype in device ops
|
2015-06-04 11:22:53 +02:00 |
smbus_ops.c
|
device/smbus: Avoid infinite loop if SMBUS device has wrong parent
|
2015-10-24 01:28:08 +02:00 |
software_i2c.c
|
Remove address from GPLv2 headers
|
2015-05-21 20:50:25 +02:00 |