0867062412
It's basically done with the following script and some manual fixup:
VARS=`grep ^define src/config/Options.lb | cut -f2 -d\ | grep -v ^CONFIG | grep -v ^COREBOOT |grep -v ^CC`
for VAR in $VARS; do
find . -name .svn -prune -o -type f -exec perl -pi -e "s/(^|[^0-9a-zA-Z_]+)$VAR($|[^0-9a-zA-Z_]+)/\1CONFIG_$VAR\2/g" {} \;
done
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4381 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
90 lines
2.1 KiB
Text
90 lines
2.1 KiB
Text
# Sample config file for Motorola Sandpoint X3 Demo Board with
|
|
# the Altimus mpc7410 PMC card
|
|
# This will make a target directory of ./sandpoint
|
|
|
|
loadoptions
|
|
|
|
target sandpoint
|
|
|
|
uses CONFIG_CROSS_COMPILE
|
|
uses CONFIG_HAVE_OPTION_TABLE
|
|
uses CONFIG_SANDPOINT_ALTIMUS
|
|
uses CONFIG_COMPRESS
|
|
uses CONFIG_DEFAULT_CONSOLE_LOGLEVEL
|
|
uses CONFIG_USE_INIT
|
|
uses CONFIG_CHIP_CONFIGURE
|
|
uses CONFIG_NO_POST
|
|
uses CONFIG_CONSOLE_SERIAL8250
|
|
uses CONFIG_TTYS0_BASE
|
|
uses CONFIG_IDE_PAYLOAD
|
|
uses CONFIG_IDE_BOOT_DRIVE
|
|
uses CONFIG_IDE_SWAB CONFIG_IDE_OFFSET
|
|
uses CONFIG_ROM_SIZE
|
|
uses CONFIG_RESET
|
|
uses CONFIG_EXCEPTION_VECTORS
|
|
uses CONFIG_ROMBASE
|
|
uses CONFIG_ROMSTART
|
|
uses CONFIG_RAMBASE
|
|
uses CONFIG_RAMSTART
|
|
uses CONFIG_STACK_SIZE
|
|
uses CONFIG_HEAP_SIZE
|
|
|
|
## use a cross compiler
|
|
#option CONFIG_CROSS_COMPILE="powerpc-eabi-"
|
|
#option CONFIG_CROSS_COMPILE="ppc_74xx-"
|
|
|
|
## Use stage 1 initialization code
|
|
option CONFIG_USE_INIT=1
|
|
|
|
## Use static configuration
|
|
option CONFIG_CHIP_CONFIGURE=1
|
|
|
|
## We don't use compressed image
|
|
option CONFIG_COMPRESS=0
|
|
|
|
## Turn off POST codes
|
|
option CONFIG_NO_POST=1
|
|
|
|
## Enable serial console
|
|
option CONFIG_DEFAULT_CONSOLE_LOGLEVEL=8
|
|
option CONFIG_CONSOLE_SERIAL8250=1
|
|
option CONFIG_TTYS0_BASE=0x3f8
|
|
|
|
## Boot linux from IDE
|
|
option CONFIG_IDE_PAYLOAD=1
|
|
option CONFIG_IDE_BOOT_DRIVE=0
|
|
option CONFIG_IDE_SWAB=1
|
|
option CONFIG_IDE_OFFSET=0
|
|
|
|
# ROM is 1Mb
|
|
option CONFIG_ROM_SIZE=1024*1024
|
|
|
|
# Set stack and heap sizes (stage 2)
|
|
option CONFIG_STACK_SIZE=0x10000
|
|
option CONFIG_HEAP_SIZE=0x10000
|
|
|
|
# Sandpoint Demo Board
|
|
romimage "normal"
|
|
## Base of ROM
|
|
option CONFIG_ROMBASE=0xfff00000
|
|
|
|
## Sandpoint reset vector
|
|
option CONFIG_RESET=CONFIG_ROMBASE+0x100
|
|
|
|
## Exception vectors (other than reset vector)
|
|
option CONFIG_EXCEPTION_VECTORS=CONFIG_RESET+0x100
|
|
|
|
## Start of coreboot in the boot rom
|
|
## = CONFIG_RESET + exeception vector table size
|
|
option CONFIG_ROMSTART=CONFIG_RESET+0x3100
|
|
|
|
## Coreboot C code runs at this location in RAM
|
|
option CONFIG_RAMBASE=0x00100000
|
|
option CONFIG_RAMSTART=0x00100000
|
|
|
|
option CONFIG_SANDPOINT_ALTIMUS=1
|
|
|
|
mainboard motorola/sandpoint
|
|
end
|
|
|
|
buildrom ./coreboot.rom CONFIG_ROM_SIZE "normal"
|