51d787a5cf
rambi: Change RAM_ID GPIOs to GPIO_INPUT Reviewed-on: https://chromium-review.googlesource.com/182934 (cherry picked from commit 8afd981a091a3711ff3b55520fe73f57f7258cc0) baytrail: initialize rtc device Reviewed-on: https://chromium-review.googlesource.com/183051 (cherry picked from commit 1b80d71e4942310bd7e83c5565c6a06c30811821) baytrail: Set SOC power budget values for SdpProfile 2&3 Reviewed-on: https://chromium-review.googlesource.com/183101 (cherry picked from commit 87d49323cac4492c23f910bd7d43b83b3c8a9b55) baytrail: Set PMC PTPS register correctly Reviewed-on: https://chromium-review.googlesource.com/183280 (cherry picked from commit 1b520b577f2bf1b124db301f57421665b637f9ad) baytrail: update to version 809 microcode for c0 Reviewed-on: https://chromium-review.googlesource.com/183256 (cherry picked from commit 8ed0ef4c3bed1196256c691be5b80563b81baa5e) baytrail: Add a shared GNVS init function Reviewed-on: https://chromium-review.googlesource.com/183332 (cherry picked from commit 969dffda1d3d0adaee58d604b6eeea13a41a408c) baytrail: Add basic support for ACPI System Wake Source Reviewed-on: https://chromium-review.googlesource.com/183333 (cherry picked from commit a6b85ad950fb3a51d12cb91c869420b72b433619) baytrail: allow configuration of io hole size Reviewed-on: https://chromium-review.googlesource.com/183269 (cherry picked from commit 95a79aff57ec7bf4bcbf0207a017c9dab10c1919) baytrail: add in C0 stepping idenitification support. Reviewed-on: https://chromium-review.googlesource.com/183594 (cherry picked from commit 8ad02684b25f2870cdea334fbd081f0ef4467cd4) baytrail: add option for enabling PS2 mode Reviewed-on: https://chromium-review.googlesource.com/183595 (cherry picked from commit c92db75de5edc2ff745c1d40155e8b654ad3d49f) rambi: enable PS2 mode for VNN and VCC Reviewed-on: https://chromium-review.googlesource.com/183596 (cherry picked from commit 821ce0e72c93adb60404a4dc4ff8c0f6285cbdf9) baytrail: add config option for disabling slp_x stretching Reviewed-on: https://chromium-review.googlesource.com/183587 (cherry picked from commit f99804c2649bef436644dd300be2a595659ceece) rambi: disable slp_x stretching after sus fail Reviewed-on: https://chromium-review.googlesource.com/183588 (cherry picked from commit 753fadb6b9e90fc8d1c5092d50b20a2826d8d880) baytrail: ACPI_ENABLE_WAKE_SUS_GPIO macro for ACPI Reviewed-on: https://chromium-review.googlesource.com/183597 (cherry picked from commit 78775098a87f46b3bb66ade124753a195a5fa906) rambi: fix trackpad and touchscreen wake sources Reviewed-on: https://chromium-review.googlesource.com/183598 (cherry picked from commit 3022c82b020f4cafeb5be7978eef6045d1408cd5) baytrail: Add support for LPE device in ACPI mode Reviewed-on: https://chromium-review.googlesource.com/184006 (cherry picked from commit 398387ed75a63ce5a6033239ac24b5e1d77c8c9f) rambi: Add LPE GPIOs for Jack/Mic detect Reviewed-on: https://chromium-review.googlesource.com/184007 (cherry picked from commit edde584bb23bae1e703481e0f33a1f036373a578) rambi: Set TSRx passive threshold to 60C Reviewed-on: https://chromium-review.googlesource.com/184008 (cherry picked from commit 1d6aeb85fd1af64d5f7c564c6709a1cf6daad5ee) baytrail: DPTF: Add PPCC object for power limit information Reviewed-on: https://chromium-review.googlesource.com/184158 (cherry picked from commit e9c002c393d8b4904f9d57c5c8e7cf1dfce5049b) baytrail: DPTF: Add _CRT/_PSV objects for the CPU participant Reviewed-on: https://chromium-review.googlesource.com/184442 (cherry picked from commit e04c20962aede1aa9e6899bd3072daa82e8613bd) rambi: Move the CPU passive/critical threshold config to DPTF Reviewed-on: https://chromium-review.googlesource.com/184443 (cherry picked from commit dda468793143a6d288981b6d7e1cd5ef4514c2ac) baytrail: Fix XHCI controller reset on resume Reviewed-on: https://chromium-review.googlesource.com/184500 (cherry picked from commit 0457b5dce1860709fcce1407e42ae83023b463cd) baytrail: update lpe audio firmware location Reviewed-on: https://chromium-review.googlesource.com/184481 (cherry picked from commit 0472e6bd45cb069fbe4939c6de499e03c3707ba6) rambi: Put LPSS devices in ACPI mode Reviewed-on: https://chromium-review.googlesource.com/184530 (cherry picked from commit 52bec109860b95e2d6260d5433f33d0923a05ce1) baytrail: initialize HDA device and HDMI codec Reviewed-on: https://chromium-review.googlesource.com/184710 (cherry picked from commit 393198705034aa9c6935615dda6eba8b6bd5c961) baytrail: provide GPIO_ACPI_WAKE configuration Reviewed-on: https://chromium-review.googlesource.com/184718 (cherry picked from commit 44558c3346f5b96cf7b3dcb25a23b4e99855497b) rambi: configure wake pins as just wake sources Reviewed-on: https://chromium-review.googlesource.com/184719 (cherry picked from commit ee4620a90a131dce49f96b2da7f0a3bb70b13115) baytrail: I2C: Add config data to ACPI Device Reviewed-on: https://chromium-review.googlesource.com/184922 (cherry picked from commit ffb73af007e77faf497fbc3321c8163d18c24ec8) Squashed 28 commits for rambi and baytrail. Change-Id: If6060681bb5dc9432a54e6f3c6af9d8080debad8 Signed-off-by: Isaac Christensen <isaac.christensen@se-eng.com> Reviewed-on: http://review.coreboot.org/6916 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@google.com>
99 lines
3.1 KiB
Text
99 lines
3.1 KiB
Text
chip soc/intel/baytrail
|
|
|
|
# SATA port enable mask (2 ports)
|
|
register "sata_port_map" = "0x1"
|
|
register "sata_ahci" = "0x1"
|
|
register "ide_legacy_combined" = "0x0"
|
|
|
|
# Route USB ports to XHCI
|
|
register "usb_route_to_xhci" = "1"
|
|
|
|
# USB Port Disable Mask
|
|
register "usb2_port_disable_mask" = "0x0"
|
|
register "usb3_port_disable_mask" = "0x0"
|
|
|
|
# USB PHY settings
|
|
# TODO: These values are from Baytrail and need tuned for Rambi board
|
|
register "usb2_per_port_lane0" = "0x00049a09"
|
|
register "usb2_per_port_rcomp_hs_pullup0" = "0x0300401d"
|
|
register "usb2_per_port_lane1" = "0x00049a09"
|
|
register "usb2_per_port_rcomp_hs_pullup1" = "0x0300401d"
|
|
register "usb2_per_port_lane2" = "0x00049209"
|
|
register "usb2_per_port_rcomp_hs_pullup2" = "0x01004015"
|
|
register "usb2_per_port_lane3" = "0x00049a09"
|
|
register "usb2_per_port_rcomp_hs_pullup3" = "0x0300401d"
|
|
|
|
# LPE audio codec settings
|
|
register "lpe_codec_clk_freq" = "25" # 25MHz clock
|
|
register "lpe_codec_clk_num" = "0" # PMC_PLT_CLK[0]
|
|
|
|
# SD Card controller
|
|
register "sdcard_cap_low" = "0x036864b2"
|
|
register "sdcard_cap_high" = "0x0"
|
|
|
|
# Enable devices in ACPI mode
|
|
register "scc_acpi_mode" = "1"
|
|
register "lpss_acpi_mode" = "1"
|
|
|
|
# Enable PIPEA as DP_C
|
|
register "gpu_pipea_hotplug" = "6" # 6ms Pulse
|
|
register "gpu_pipea_port_select" = "2" # DP_C
|
|
register "gpu_pipea_power_cycle_delay" = "5" # 400ms
|
|
register "gpu_pipea_power_on_delay" = "2000" # 200ms
|
|
register "gpu_pipea_light_on_delay" = "10" # 1ms
|
|
register "gpu_pipea_power_off_delay" = "500" # 50ms
|
|
register "gpu_pipea_light_off_delay" = "2000" # 200ms
|
|
register "gpu_pipea_backlight_pwm" = "0x400"
|
|
|
|
# VR PS2 control
|
|
register "vnn_ps2_enable" = "1"
|
|
register "vcc_ps2_enable" = "1"
|
|
|
|
# Disable SLP_X stretching after SUS power well fail.
|
|
register "disable_slp_x_stretch_sus_fail" = "1"
|
|
|
|
device cpu_cluster 0 on
|
|
device lapic 0 on end
|
|
end
|
|
device domain 0 on
|
|
device pci 00.0 on end # SoC router
|
|
device pci 02.0 on end # GFX
|
|
device pci 11.0 off end # SDIO
|
|
device pci 12.0 on end # SD
|
|
device pci 13.0 on end # SATA
|
|
device pci 14.0 on end # XHCI
|
|
device pci 15.0 on end # LPE
|
|
device pci 17.0 on end # MMC
|
|
device pci 18.0 on end # SIO_DMA1
|
|
device pci 18.1 on end # I2C1
|
|
device pci 18.2 on end # I2C2
|
|
device pci 18.3 off end # I2C3
|
|
device pci 18.4 off end # I2C4
|
|
device pci 18.5 on end # I2C5
|
|
device pci 18.6 on end # I2C6
|
|
device pci 18.7 off end # I2C7
|
|
device pci 1a.0 on end # TXE
|
|
device pci 1b.0 off end # HDA
|
|
device pci 1c.0 on end # PCIE_PORT1
|
|
device pci 1c.1 on end # PCIE_PORT2
|
|
device pci 1c.2 off end # PCIE_PORT3
|
|
device pci 1c.3 off end # PCIE_PORT4
|
|
device pci 1d.0 on end # EHCI
|
|
device pci 1e.0 on end # SIO_DMA2
|
|
device pci 1e.1 off end # PWM1
|
|
device pci 1e.2 off end # PWM2
|
|
device pci 1e.3 off end # HSUART1
|
|
device pci 1e.4 off end # HSUART2
|
|
device pci 1e.5 off end # SPI
|
|
device pci 1f.0 on
|
|
chip ec/google/chromeec
|
|
# We only have one init function that
|
|
# we need to call to initialize the
|
|
# keyboard part of the EC.
|
|
device pnp ff.1 on # dummy address
|
|
end
|
|
end
|
|
end # LPC Bridge
|
|
device pci 1f.3 off end # SMBus
|
|
end
|
|
end
|