803cf02801
Only for those that are x86 and also have a RW_LEGACY region. The assumption is that all devices touched have 64k block sizes when choosing size and alignment of the region. Change-Id: I12addb137604f003d1296f34f555dae219330b18 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/28532 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
45 lines
1 KiB
Text
45 lines
1 KiB
Text
FLASH@0xff000000 0x1000000 {
|
|
SI_ALL@0x0 0x380000 {
|
|
SI_DESC@0x0 0x1000
|
|
SI_EC@0x01000 0x80000
|
|
SI_ME@0x81000 0x2ff000
|
|
}
|
|
SI_BIOS@0x380000 0xc80000 {
|
|
RW_SECTION_A@0x0 0x368000 {
|
|
VBLOCK_A@0x0 0x10000
|
|
FW_MAIN_A(CBFS)@0x10000 0x357fc0
|
|
RW_FWID_A@0x367fc0 0x40
|
|
}
|
|
RW_SECTION_B@0x368000 0x368000 {
|
|
VBLOCK_B@0x0 0x10000
|
|
FW_MAIN_B(CBFS)@0x10000 0x357fc0
|
|
RW_FWID_B@0x367fc0 0x40
|
|
}
|
|
RW_MISC@0x6d0000 0x30000 {
|
|
UNIFIED_MRC_CACHE@0x0 0x20000 {
|
|
RECOVERY_MRC_CACHE@0x0 0x10000
|
|
RW_MRC_CACHE@0x10000 0x10000
|
|
}
|
|
RW_ELOG@0x20000 0x4000
|
|
RW_SHARED@0x24000 0x4000 {
|
|
SHARED_DATA@0x0 0x2000
|
|
VBLOCK_DEV@0x2000 0x2000
|
|
}
|
|
RW_VPD@0x28000 0x2000
|
|
RW_NVRAM@0x2a000 0x6000
|
|
}
|
|
SMMSTORE@0x700000 0x40000
|
|
RW_LEGACY(CBFS)@0x740000 0x1c0000
|
|
WP_RO@0x900000 0x380000 {
|
|
RO_VPD@0x0 0x4000
|
|
RO_UNUSED@0x4000 0xc000
|
|
RO_SECTION@0x10000 0x370000 {
|
|
FMAP@0x0 0x800
|
|
RO_FRID@0x800 0x40
|
|
RO_FRID_PAD@0x840 0x7c0
|
|
GBB@0x1000 0xef000
|
|
COREBOOT(CBFS)@0xf0000 0x280000
|
|
}
|
|
}
|
|
}
|
|
}
|