Kangheui Won 5858fb4e35 psp_verstage: differentiate bios entry ... AMDFW tool stores bios dir entry to bios1_entry in picasso but bios3_entry in cezanne. Separate getting bios_dir_addr into a function and implement it on each platforms. Signed-off-by: Kangheui Won <khwon@chromium.org> Change-Id: Ie18ed7979a04319c074b9b251130d419dc7f22dc Reviewed-on: https://review.coreboot.org/c/coreboot/+/52964 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>		2021-05-10 04:07:09 +00:00
..
acpi	soc/amd/picasso/acpi/cpu: move WAL1 method that calls ALIB to common	2021-05-08 18:21:25 +00:00
block	soc/amd/common/block/pci: Implement acpigen_write_pci_{GNB,FCH}_PRT	2021-05-09 18:09:05 +00:00
fsp	soc/amd/common/fsp/pci: Add helper methods for PCI IRQ table	2021-05-09 18:09:36 +00:00
psp_verstage	psp_verstage: differentiate bios entry	2021-05-10 04:07:09 +00:00
vboot	amd/vboot: remove bl_syscall_public.h from include	2021-04-23 16:33:44 +00:00
Kconfig.common	soc/amd/common: Add Kconfig/Makefile support for common/fsp/*	2021-05-07 18:43:41 +00:00
Makefile.inc	soc/amd/picasso: move chipset_handle_reset to common	2020-12-11 17:44:19 +00:00