44985ae757
The code under `cpu/x86/tsc` is only compiled in when its `Makefile.inc` is included from platform (CPU/SoC) code and the `UDELAY_TSC` Kconfig option is enabled. Include `cpu/x86/tsc/Makefile.inc` once from `cpu/x86/Makefile.inc` and drop the now-redundant inclusions from platform code. Also, deduplicate the `UDELAY_TSC` guards. Change-Id: I41e96026f37f19de954fd5985b92a08cb97876c1 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57456 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
78 lines
2.1 KiB
Makefile
78 lines
2.1 KiB
Makefile
## SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
ifeq ($(CONFIG_SOC_INTEL_DENVERTON_NS),y)
|
|
|
|
subdirs-y += ../../../cpu/intel/microcode
|
|
subdirs-y += ../../../cpu/intel/turbo
|
|
subdirs-y += ../../../cpu/x86/lapic
|
|
subdirs-y += ../../../cpu/x86/mtrr
|
|
subdirs-y += ../../../cpu/x86/cache
|
|
|
|
bootblock-y += bootblock/bootblock.c
|
|
bootblock-y += spi.c
|
|
bootblock-y += tsc_freq.c
|
|
bootblock-$(CONFIG_CONSOLE_SERIAL) += bootblock/uart.c
|
|
bootblock-$(CONFIG_DRIVERS_UART_8250MEM) += uart_debug.c
|
|
|
|
postcar-y += memmap.c
|
|
postcar-y += spi.c
|
|
postcar-y += tsc_freq.c
|
|
postcar-$(CONFIG_DRIVERS_UART_8250MEM) += uart_debug.c
|
|
|
|
romstage-y += memmap.c
|
|
romstage-y += reset.c
|
|
romstage-y += ../../../cpu/intel/car/romstage.c
|
|
romstage-y += romstage.c
|
|
romstage-y += tsc_freq.c
|
|
romstage-y += gpio_dnv.c
|
|
romstage-y += gpio.c
|
|
romstage-y += soc_util.c
|
|
romstage-y += spi.c
|
|
romstage-y += fiamux.c
|
|
romstage-$(CONFIG_DRIVERS_UART_8250MEM) += uart_debug.c
|
|
romstage-$(CONFIG_DISPLAY_UPD_DATA) += upd_display.c
|
|
romstage-$(CONFIG_DISPLAY_HOBS) += hob_display.c
|
|
|
|
ramstage-y += memmap.c
|
|
ramstage-y += systemagent.c
|
|
ramstage-y += reset.c
|
|
ramstage-y += chip.c
|
|
ramstage-y += soc_util.c
|
|
ramstage-y += uart.c
|
|
ramstage-y += xhci.c
|
|
ramstage-y += csme_ie_kt.c
|
|
ramstage-y += lpc.c
|
|
ramstage-y += pmc.c
|
|
ramstage-y += npk.c
|
|
ramstage-y += sata.c
|
|
ramstage-y += cpu.c
|
|
ramstage-y += tsc_freq.c
|
|
ramstage-y += spi.c
|
|
ramstage-y += fiamux.c
|
|
ramstage-y += hob_mem.c
|
|
ramstage-y += gpio.c
|
|
ramstage-$(CONFIG_DRIVERS_UART_8250MEM) += uart_debug.c
|
|
ramstage-$(CONFIG_HAVE_ACPI_TABLES) += acpi.c
|
|
ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smm.c
|
|
ramstage-$(CONFIG_HAVE_SMI_HANDLER) += pmutil.c
|
|
ramstage-$(CONFIG_DISPLAY_UPD_DATA) += upd_display.c
|
|
ramstage-$(CONFIG_DISPLAY_HOBS) += hob_display.c
|
|
|
|
smm-y += pmutil.c
|
|
smm-y += soc_util.c
|
|
smm-y += smihandler.c
|
|
smm-y += tsc_freq.c
|
|
smm-$(CONFIG_SPI_FLASH_SMM) += spi.c
|
|
smm-$(CONFIG_DRIVERS_UART_8250MEM) += uart_debug.c
|
|
|
|
verstage-y += memmap.c
|
|
verstage-y += reset.c
|
|
verstage-y += spi.c
|
|
verstage-y += tsc_freq.c
|
|
verstage-$(CONFIG_DRIVERS_UART_8250MEM) += uart_debug.c
|
|
|
|
CPPFLAGS_common += -I$(src)/soc/intel/denverton_ns/include
|
|
|
|
cpu_microcode_bins += 3rdparty/intel-microcode/intel-ucode/06-5f-01
|
|
|
|
endif ## CONFIG_SOC_INTEL_DENVERTON_NS
|