6aeb4a269c
There are no files to build left under AMD nortbridge/x/root_complex directories. For some cases, even the Kconfig file was no longer sourced. Remove all such references and empty files. For devicetree.cb treat component paths with "/root_complex" in them valid even when the directory does not exists. This is because AMD boards us this dummy chip component as the root node in their devicetree.cb. The generated devicetree file static.c remains unchanged. Change-Id: I9278ebb50a83cebbf149b06afb5669899a8e4d0b Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3434 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
104 lines
2 KiB
Text
104 lines
2 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2007-2009 coresystems GmbH
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
|
|
config NORTHBRIDGE_AMD_AMDK8
|
|
bool
|
|
select HAVE_DEBUG_RAM_SETUP
|
|
select HAVE_DEBUG_SMBUS
|
|
select HAVE_DEBUG_CAR
|
|
select HYPERTRANSPORT_PLUGIN_SUPPORT
|
|
|
|
if NORTHBRIDGE_AMD_AMDK8
|
|
config AGP_APERTURE_SIZE
|
|
hex
|
|
default 0x4000000
|
|
|
|
config K8_HT_FREQ_1G_SUPPORT
|
|
bool
|
|
default n
|
|
|
|
config WAIT_BEFORE_CPUS_INIT
|
|
bool
|
|
default n
|
|
|
|
config MEM_TRAIN_SEQ
|
|
int
|
|
default 0
|
|
|
|
# Force 2T DRAM timing (vendor BIOS does it even for single DIMM setups and
|
|
# single DIMM is indeed unreliable without it).
|
|
config K8_FORCE_2T_DRAM_TIMING
|
|
bool
|
|
default n
|
|
|
|
config HW_MEM_HOLE_SIZEK
|
|
hex
|
|
default 0x100000
|
|
|
|
config HW_MEM_HOLE_SIZE_AUTO_INC
|
|
bool
|
|
default n
|
|
|
|
config BOOTBLOCK_NORTHBRIDGE_INIT
|
|
string
|
|
default "northbridge/amd/amdk8/bootblock.c"
|
|
|
|
config SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
|
bool
|
|
default n
|
|
|
|
config QRANK_DIMM_SUPPORT
|
|
bool
|
|
default n
|
|
|
|
config K8_ALLOCATE_IO_RANGE
|
|
bool
|
|
default n
|
|
|
|
if K8_REV_F_SUPPORT
|
|
|
|
config DIMM_DDR2
|
|
bool
|
|
default n
|
|
|
|
config DIMM_REGISTERED
|
|
bool
|
|
default n
|
|
|
|
if DIMM_DDR2
|
|
if DIMM_REGISTERED
|
|
config DIMM_SUPPORT
|
|
hex
|
|
default 0x0104
|
|
endif
|
|
|
|
if !DIMM_REGISTERED
|
|
config DIMM_SUPPORT
|
|
hex
|
|
default 0x0004
|
|
endif
|
|
endif #DIMM_DDR2
|
|
|
|
endif #K8_REV_F_SUPPORT
|
|
|
|
config IOMMU
|
|
bool
|
|
default y
|
|
|
|
endif #NORTHBRIDGE_AMD_K8
|