fd3c727ed9
Using common mtcmos code to power on audio and display modules in SOC.
TEST=Boots correctly on MT8192EVB. Passes the status check at the end of
mtcmos_power_on()
Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
Change-Id: Ie7bff831eecfc2b4d315a577f6ff86befc483eab
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45394
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
35 lines
956 B
C
35 lines
956 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <device/mmio.h>
|
|
#include <soc/infracfg.h>
|
|
#include <soc/mtcmos.h>
|
|
|
|
enum {
|
|
DISP_PROT_STEP1_0_MASK = 0x05015405,
|
|
DISP_PROT_STEP1_1_MASK = 0x00001100,
|
|
DISP_PROT_STEP2_0_MASK = 0x00800040,
|
|
DISP_PROT_STEP2_1_MASK = 0x0a02800a,
|
|
DISP_PROT_STEP2_2_MASK = 0x00002200,
|
|
|
|
AUDIO_PROT_STEP1_0_MASK = 0x00000010,
|
|
};
|
|
|
|
void mtcmos_protect_display_bus(void)
|
|
{
|
|
write32(&mt8192_infracfg->infra_topaxi_protecten_clr,
|
|
DISP_PROT_STEP2_0_MASK);
|
|
write32(&mt8192_infracfg->infra_topaxi_protecten_mm_clr,
|
|
DISP_PROT_STEP2_1_MASK);
|
|
write32(&mt8192_infracfg->infra_topaxi_protecten_mm_clr_2,
|
|
DISP_PROT_STEP2_2_MASK);
|
|
write32(&mt8192_infracfg->infra_topaxi_protecten_mm_clr,
|
|
DISP_PROT_STEP1_0_MASK);
|
|
write32(&mt8192_infracfg->infra_topaxi_protecten_mm_clr_2,
|
|
DISP_PROT_STEP1_1_MASK);
|
|
}
|
|
|
|
void mtcmos_protect_audio_bus(void)
|
|
{
|
|
write32(&mt8192_infracfg->infra_topaxi_protecten_clr_2,
|
|
AUDIO_PROT_STEP1_0_MASK);
|
|
}
|