5a1f3370ea
Most AMD hardware requires at minimum two warm resets when booting from S5 (power off). This is uncomfortably close to the maximum bootblock execution count, and has resulted in unstable normal/fallback operation on some machines. Increase the default max bootblock execution count before fallback to 6. This translates to roughly 2 - 3 failed boots before fallback mode will engage, with an absolute worst case of pushing the reset button 5 times to engage fallback mode in the absence of a dedicated recovery jumper. Change-Id: I1911f1b77f168835b516e6a915d5b6949f47219a Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/12317 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
130 lines
2.1 KiB
Text
130 lines
2.1 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2007-2009 coresystems GmbH
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
config NORTHBRIDGE_AMD_AMDK8
|
|
bool
|
|
select HAVE_DEBUG_RAM_SETUP
|
|
select HAVE_DEBUG_SMBUS
|
|
select HAVE_DEBUG_CAR
|
|
select HYPERTRANSPORT_PLUGIN_SUPPORT
|
|
select LATE_CBMEM_INIT
|
|
|
|
if NORTHBRIDGE_AMD_AMDK8
|
|
config AGP_APERTURE_SIZE
|
|
hex
|
|
default 0x4000000
|
|
|
|
config K8_HT_FREQ_1G_SUPPORT
|
|
bool
|
|
default n
|
|
|
|
config RAMINIT_SYSINFO
|
|
bool
|
|
default n
|
|
|
|
config WAIT_BEFORE_CPUS_INIT
|
|
bool
|
|
default n
|
|
|
|
# Force 2T DRAM timing (vendor BIOS does it even for single DIMM setups and
|
|
# single DIMM is indeed unreliable without it).
|
|
config K8_FORCE_2T_DRAM_TIMING
|
|
bool
|
|
default n
|
|
|
|
config HW_MEM_HOLE_SIZEK
|
|
hex
|
|
default 0x100000
|
|
|
|
config HW_MEM_HOLE_SIZE_AUTO_INC
|
|
bool
|
|
default n
|
|
|
|
config BOOTBLOCK_NORTHBRIDGE_INIT
|
|
string
|
|
default "northbridge/amd/amdk8/bootblock.c"
|
|
|
|
config SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
|
bool
|
|
default n
|
|
|
|
config HT_CHAIN_DISTRIBUTE
|
|
def_bool n
|
|
|
|
config QRANK_DIMM_SUPPORT
|
|
bool
|
|
default n
|
|
|
|
config K8_ALLOCATE_IO_RANGE
|
|
bool
|
|
default n
|
|
|
|
config K8_REV_F_SUPPORT
|
|
bool
|
|
select RAMINIT_SYSINFO
|
|
default n
|
|
|
|
if K8_REV_F_SUPPORT
|
|
|
|
config DIMM_DDR2
|
|
bool
|
|
default n
|
|
|
|
config DIMM_REGISTERED
|
|
bool
|
|
default n
|
|
|
|
if DIMM_DDR2
|
|
if DIMM_REGISTERED
|
|
config DIMM_SUPPORT
|
|
hex
|
|
default 0x0104
|
|
endif
|
|
|
|
if !DIMM_REGISTERED
|
|
config DIMM_SUPPORT
|
|
hex
|
|
default 0x0004
|
|
endif
|
|
endif #DIMM_DDR2
|
|
|
|
config MEM_TRAIN_SEQ
|
|
int
|
|
default 0
|
|
|
|
endif #K8_REV_F_SUPPORT
|
|
|
|
# TODO: Reservation for heap seems excessive
|
|
config HEAP_SIZE
|
|
hex
|
|
default 0x40000
|
|
|
|
config IOMMU
|
|
bool
|
|
default y
|
|
|
|
config CBB
|
|
hex
|
|
default 0x00
|
|
|
|
config CDB
|
|
hex
|
|
default 0x18
|
|
|
|
config MAX_REBOOT_CNT
|
|
int
|
|
default 6
|
|
|
|
endif #NORTHBRIDGE_AMD_K8
|