.. |
gpio_names
|
util/inteltool: add missing L0 and L1 pads for Lewisburg
|
2020-07-21 16:39:14 +00:00 |
Makefile
|
treewide: Convert more license headers to SPDX style
|
2020-05-11 19:37:19 +00:00 |
ahci.c
|
treewide: replace GPLv2 long form headers with SPDX header
|
2020-05-06 22:20:57 +00:00 |
amb.c
|
util/: Replace GPLv2 boiler plate with SPDX header
|
2020-05-09 21:22:08 +00:00 |
cpu.c
|
util/: Replace GPLv2 boiler plate with SPDX header
|
2020-05-09 21:22:08 +00:00 |
description.md
|
…
|
|
gfx.c
|
util/: Replace GPLv2 boiler plate with SPDX header
|
2020-05-09 21:22:08 +00:00 |
gpio.c
|
inteltool/gpio: Add support for new Lewisburg chipsets
|
2020-07-21 16:40:48 +00:00 |
gpio_groups.c
|
inteltool/gpio: Add support for new Lewisburg chipsets
|
2020-07-21 16:40:48 +00:00 |
inteltool.8
|
treewide: capitalize 'BIOS'
|
2020-02-17 20:11:24 +00:00 |
inteltool.c
|
util/inteltool: add PCI ID for ICH10DO
|
2020-07-09 21:54:33 +00:00 |
inteltool.h
|
inteltool/gpio: Add support for new Lewisburg chipsets
|
2020-07-21 16:40:48 +00:00 |
ivy_memory.c
|
treewide: Convert more license headers to SPDX style
|
2020-05-11 19:37:19 +00:00 |
lpc.c
|
util/: Replace GPLv2 boiler plate with SPDX header
|
2020-05-09 21:22:08 +00:00 |
memory.c
|
util/inteltool: Support dumping more BARs on Skylake mobile SoCs
|
2020-07-07 08:56:13 +00:00 |
pcie.c
|
util/inteltool: Support dumping more BARs on Skylake mobile SoCs
|
2020-07-07 08:56:13 +00:00 |
pcr.c
|
util/: Replace GPLv2 boiler plate with SPDX header
|
2020-05-09 21:22:08 +00:00 |
pcr.h
|
util/: Replace GPLv2 boiler plate with SPDX header
|
2020-05-09 21:22:08 +00:00 |
powermgt.c
|
util/inteltool: add PCI ID for ICH10DO
|
2020-07-09 21:54:33 +00:00 |
rootcmplx.c
|
util/inteltool: add PCI ID for ICH10DO
|
2020-07-09 21:54:33 +00:00 |
spi.c
|
util/inteltool: add PCI ID for ICH10DO
|
2020-07-09 21:54:33 +00:00 |