coreboot-kgpe-d16/payloads/libpayload/drivers/usb
Yidi Lin d42ee150a0 libpayload: usb: Support MTK xHCI host controller
1. There is a mis-understanding to calculate the value of TD Size
   in Normal TRB. For MTK's xHCI controller it defines a number of
   packets that remain to be transferred for a TD after processing
   all Max packets in all previous TRBs, that means don't include the
   current TRB's.
2. To minimize the scheduling effort for synchronous endpoints in xHC,
   the MTK architecture defines some extra SW scheduling parameters for
   HW. According to these parameters provided by SW, the xHC can easily
   decide whether a synchronous endpoint should be scheduled in a specific
   uFrame. The extra SW scheduling parameters are put into reserved DWs
   in Slot and Endpoint Context. But in coreboot synchronous transfer can
   be ignored, so only two fields are set to a default value 1 to support
   bulk and interrupt transfers, and others are set to zero.
3. For control transfer, it is better to read back doorbell register or add
   a memory barrier after ringing the doorbell to flush posted write.
   Otherwise the first command will be aborted on MTK's xHCI controller.
4. Before send commands to a port, the Port Power in PORTSC register should
   be set to 1 on MTK's xHCI so a hook function of enable_port in
   generic_hub_ops_t struct is provided.

Change-Id: Ie8878b50c048907ebf939b3f6657535a54877fde
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 738609c11f16264c6e6429d478b2040cb391fe41
Original-Change-Id: Id9156892699e2e42a166c77fbf6690049abe953b
Original-Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/265362
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Original-Commit-Queue: Yidi Lin <yidi.lin@mediatek.com>
Original-Tested-by: Yidi Lin <yidi.lin@mediatek.com>
Reviewed-on: http://review.coreboot.org/10389
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Tested-by: build bot (Jenkins)
2015-06-03 11:11:59 +02:00
..
TODO
dwc2.c Remove address from GPLv2 headers 2015-05-21 20:50:25 +02:00
dwc2.h Remove address from GPLv2 headers 2015-05-21 20:50:25 +02:00
dwc2_private.h Remove address from GPLv2 headers 2015-05-21 20:50:25 +02:00
dwc2_rh.c Remove address from GPLv2 headers 2015-05-21 20:50:25 +02:00
ehci.c libpayload: Fix passing BAR to EHCI driver 2015-05-12 15:39:34 +02:00
ehci.h
ehci_private.h libpayload: EHCI: Support root-hub TT feature 2015-03-23 17:57:40 +01:00
ehci_rh.c libpayload: EHCI: Support root-hub TT feature 2015-03-23 17:57:40 +01:00
generic_hub.c
generic_hub.h
ohci.c
ohci.h
ohci_private.h
ohci_rh.c
quirks.c
uhci.c
uhci.h
uhci_private.h
uhci_rh.c
usb.c libpayload: usb: Max packet size of SuperSpeed control EPs should be 512. 2015-06-03 10:59:41 +02:00
usb_dev.c
usbhid.c
usbhub.c
usbinit.c libpayload: Add dwc2 usb driver 2015-04-14 10:42:54 +02:00
usbmsc.c
xhci.c libpayload: usb: Support MTK xHCI host controller 2015-06-03 11:11:59 +02:00
xhci.h
xhci_commands.c libpayload: usb: Support MTK xHCI host controller 2015-06-03 11:11:59 +02:00
xhci_debug.c libpayload: usb: fix compilation error in debug fuction 2015-04-22 08:44:37 +02:00
xhci_devconf.c libpayload: usb: Support MTK xHCI host controller 2015-06-03 11:11:59 +02:00
xhci_events.c
xhci_private.h libpayload: usb: Support MTK xHCI host controller 2015-06-03 11:11:59 +02:00
xhci_rh.c libpayload: usb: Support MTK xHCI host controller 2015-06-03 11:11:59 +02:00