coreboot-kgpe-d16/payloads/libpayload/libc
Jianjun Wang d16c2aa6de coreboot_tables: Add PCIe info to coreboot table
Add 'lb_fill_pcie' function to pass PCIe information from coreboot to
libpayload, and add CB_ERR_NOT_IMPLEMENTED to the cb_err enum for the
__weak function.

ARM platform usually does not have common address for PCIe to access the
configuration space of devices. Therefore, new API is added to pass the
base address of PCIe controller for payloads to access PCIe devices.

TEST=Build pass and boot up to kernel successfully via SSD on Dojo
board, here is the SSD information in boot log:
 == NVME IDENTIFY CONTROLLER DATA ==
    PCI VID   : 0x15b7
    PCI SSVID : 0x15b7
    SN        : 21517J440114
    MN        : WDC PC SN530 SDBPTPZ-256G-1006
    RAB       : 0x4
    AERL      : 0x7
    SQES      : 0x66
    CQES      : 0x44
    NN        : 0x1
Identified NVMe model WDC PC SN530 SDBPTPZ-256G-1006

BUG=b:178565024
BRANCH=cherry

Signed-off-by: Jianjun Wang <jianjun.wang@mediatek.com>
Change-Id: I6cdce21efc66aa441ec077e6fc1d5d1c6a9aafb0
Reviewed-on: https://review.coreboot.org/c/coreboot/+/63251
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Reviewed-by: Shelley Chen <shchen@google.com>
2022-05-19 16:34:55 +00:00
..
Makefile.inc libpayload: Add simple 32.32 fixed-point math API 2020-07-09 00:32:11 +00:00
args.c
console.c
coreboot.c coreboot_tables: Add PCIe info to coreboot table 2022-05-19 16:34:55 +00:00
ctype.c
die.c
exec.c
fmap.c commonlib/bsd: Remove cb_err_t 2022-03-09 02:18:21 +00:00
fpmath.c
getopt_long.c
hexdump.c
ipchecksum.c
lib.c
libgcc.c
malloc.c
memory.c
printf.c
qsort.c
rand.c
readline.c
string.c
strlcpy.c
sysinfo.c
time.c