af983db3f4
Add template directories for the Waddledee and Waddledoo reference boards of the Dedede baseboard. BUG=b:157183582 BRANCH=None TEST=N/A Signed-off-by: Paul Fagerburg <pfagerburg@chromium.org> Change-Id: Ida70a44097334991a93fec8f4933d7f6e39a187b Reviewed-on: https://review.coreboot.org/c/coreboot/+/41640 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
42 lines
1.1 KiB
Text
42 lines
1.1 KiB
Text
chip soc/intel/jasperlake
|
|
|
|
# Intel Common SoC Config
|
|
#+-------------------+---------------------------+
|
|
#| Field | Value |
|
|
#+-------------------+---------------------------+
|
|
#| GSPI0 | cr50 TPM. Early init is |
|
|
#| | required to set up a BAR |
|
|
#| | for TPM communication |
|
|
#| | before memory is up |
|
|
#| I2C0 | Trackpad |
|
|
#| I2C1 | Digitizer |
|
|
#| I2C2 | Touchscreen |
|
|
#| I2C3 | Camera |
|
|
#| I2C4 | Audio |
|
|
#+-------------------+---------------------------+
|
|
register "common_soc_config" = "{
|
|
.gspi[0] = {
|
|
.speed_mhz = 1,
|
|
.early_init = 1,
|
|
},
|
|
.i2c[0] = {
|
|
.speed = I2C_SPEED_FAST,
|
|
},
|
|
.i2c[1] = {
|
|
.speed = I2C_SPEED_FAST,
|
|
},
|
|
.i2c[2] = {
|
|
.speed = I2C_SPEED_FAST,
|
|
},
|
|
.i2c[3] = {
|
|
.speed = I2C_SPEED_FAST,
|
|
},
|
|
.i2c[4] = {
|
|
.speed = I2C_SPEED_FAST,
|
|
},
|
|
}"
|
|
|
|
device domain 0 on
|
|
device pci 15.0 on end
|
|
end
|
|
end
|