a147c85796
Remove cannonlake dptf.asl include file from all the dsdt files as per soc/intel/common/acpi code changes for dptf. BUG=None BRANCH=None TEST=Build and boot on the system Change-Id: I961a3ecb27e7bb7bb0b98c8630900bada0531639 Signed-off-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42041 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
59 lines
1.3 KiB
Text
59 lines
1.3 KiB
Text
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <acpi/acpi.h>
|
|
#include <variant/ec.h>
|
|
#include <variant/gpio.h>
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x02, /* DSDT revision: ACPI v2.0 and up */
|
|
OEM_ID,
|
|
ACPI_TABLE_CREATOR,
|
|
0x20110725 /* OEM revision */
|
|
)
|
|
{
|
|
#include <soc/intel/cannonlake/acpi/platform.asl>
|
|
|
|
/* global NVS and variables */
|
|
#include <soc/intel/common/block/acpi/acpi/globalnvs.asl>
|
|
|
|
/* CPU */
|
|
#include <cpu/intel/common/acpi/cpu.asl>
|
|
|
|
Scope (\_SB) {
|
|
Device (PCI0)
|
|
{
|
|
#include <soc/intel/common/block/acpi/acpi/northbridge.asl>
|
|
#include <soc/intel/cannonlake/acpi/southbridge.asl>
|
|
}
|
|
}
|
|
|
|
#if CONFIG(CHROMEOS)
|
|
/* Chrome OS specific */
|
|
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
|
|
#endif
|
|
|
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
|
|
|
/* Low power idle table */
|
|
#include <soc/intel/cannonlake/acpi/lpit.asl>
|
|
|
|
/* Chrome OS Embedded Controller */
|
|
Scope (\_SB.PCI0.LPCB)
|
|
{
|
|
/* ACPI code for EC SuperIO functions */
|
|
#include <ec/google/chromeec/acpi/superio.asl>
|
|
/* ACPI code for EC functions */
|
|
#include <ec/google/chromeec/acpi/ec.asl>
|
|
}
|
|
|
|
/* Dynamic Platform Thermal Framework */
|
|
Scope (\_SB)
|
|
{
|
|
/* Per board variant specific definitions. */
|
|
#include <variant/acpi/dptf.asl>
|
|
/* Include common dptf ASL files */
|
|
#include <soc/intel/common/acpi/dptf/dptf.asl>
|
|
}
|
|
}
|