8702ab5ab1
fix some PCI IDs, enable USB bus mastering, add some license headers, ... LPC code needs another look, but I think we're getting there. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Joseph Smith <joe@settoplinux.org> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5207 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
46 lines
1.3 KiB
C
46 lines
1.3 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2004 Eric Biederman
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; version 2 of
|
|
* the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef I82801DX_CHIP_H
|
|
#define I82801DX_CHIP_H
|
|
|
|
struct southbridge_intel_i82801dx_config {
|
|
int enable_usb;
|
|
int enable_native_ide;
|
|
/**
|
|
* Interrupt Routing configuration
|
|
* If bit7 is 1, the interrupt is disabled.
|
|
*/
|
|
uint8_t pirqa_routing;
|
|
uint8_t pirqb_routing;
|
|
uint8_t pirqc_routing;
|
|
uint8_t pirqd_routing;
|
|
uint8_t pirqe_routing;
|
|
uint8_t pirqf_routing;
|
|
uint8_t pirqg_routing;
|
|
uint8_t pirqh_routing;
|
|
|
|
uint8_t ide0_enable;
|
|
uint8_t ide1_enable;
|
|
};
|
|
|
|
extern struct chip_operations southbridge_intel_i82801dx_ops;
|
|
|
|
#endif /* I82801DBM_CHIP_H */
|