a73b93157f
It encourages users from writing to the FSF without giving an address. Linux also prefers to drop that and their checkpatch.pl (that we imported) looks out for that. This is the result of util/scripts/no-fsf-addresses.sh with no further editing. Change-Id: Ie96faea295fe001911d77dbc51e9a6789558fbd6 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: http://review.coreboot.org/11888 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
47 lines
1.4 KiB
C
47 lines
1.4 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright 2013 Google Inc. All Rights Reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
struct drivers_i2c_rtd2132_config {
|
|
/* Panel Power Sequencing. All units in ms. */
|
|
u16 t1; /* Delay from panel Vcc enable to LVDS output enable. */
|
|
u16 t2; /* Delay from LVDS output enable to PWM output enable. */
|
|
u16 t3; /* Delay from PWM output enable to backlight output enable. */
|
|
u16 t4; /* Delay from backlight output disable to PWM output disable. */
|
|
u16 t5; /* Delay from PWM output disable to LVDS output disable. */
|
|
u16 t6; /* Delay from LVDS output disable to panel Vcc disable. */
|
|
u16 t7; /* Delay between tweo panel power on/off sequence. */
|
|
|
|
/*
|
|
* LVDS swap.
|
|
* 0x00 - Normal
|
|
* 0x01 - Mirror
|
|
* 0x02 - P/N
|
|
* 0x03 - Mirror + P/N
|
|
* 0x04 - R/L
|
|
*
|
|
* Dual Support or in bit 7:
|
|
* 0x80 - Dual Swap
|
|
*/
|
|
u8 lvds_swap;
|
|
|
|
/*
|
|
* LVDS Spread Spectrum Clock
|
|
* 0x00 = DISABLED
|
|
* 0x05 = 0.5%
|
|
* 0x10 = 1.0%
|
|
* 0x15 = 1.5%
|
|
*/
|
|
u8 sscg_percent;
|
|
};
|