coreboot-kgpe-d16/spd/lp5
Karthikeyan Ramasubramanian e1d6f5b80d util/spd_tools/spd_gen/lp5: Encode Bank Architecture
ADL supports 8B Bank Architecture, whereas Sabrina supports either BG or
16B Bank Architectures depending on the speed. This influences SDRAM
Density and Banks, SDRAM Addressing bytes in SPD. Encode them as per the
individual SoC advisories.

BUG=b:211510456
TEST=Generate SPDs for Sabrina.

Signed-off-by: Karthikeyan Ramasubramanian <kramasub@google.com>
Change-Id: Ic854ccccb2b301e75d0f28cd36daf87fd41e07e7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61948
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
2022-02-17 21:43:29 +00:00
..
set-0 spd/lp5: Add new part H9JCNNNBK3MLYR-N6E 2022-02-15 16:20:50 +00:00
set-1 util/spd_tools/spd_gen/lp5: Encode Bank Architecture 2022-02-17 21:43:29 +00:00
memory_parts.json spd/lp5: Add new part H9JCNNNBK3MLYR-N6E 2022-02-15 16:20:50 +00:00
platforms_manifest.generated.txt spd/lp5: Generate initial SPDs for Sabrina SoC 2022-02-10 12:50:19 +00:00