88f55b2c12
- northbridges are done - southbridges are done - Intel CPUs are done, with a design that the board only has to specify the socket it has, and the CPUs are pulled in automatically. There is some more cleanup possible in that area, but I'll do that later - a couple more mainboards compile: - intel/eagleheights - intel/jarrell - intel/mtarvon - intel/truxton - intel/xe7501devkit - sunw/ultra40 - supermicro/h8dme - tyan/s2850 - tyan/s2875 - via/epia - via/epia-cn - via/epia-m - via/epia-m700 - via/epia-n - via/pc2500e (PPC not considered, probably overlooked something) All of them only _build_, but some options are probably completely wrong. To be fixed later Signed-off-by: Patrick Georgi <patrick.georgi@coresystems.de> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4673 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
45 lines
753 B
Text
45 lines
753 B
Text
config BOARD_VIA_EPIA_CN
|
|
bool "EPIA-CN"
|
|
select ARCH_X86
|
|
select CPU_VIA_C7
|
|
select NORTHBRIDGE_VIA_CN700
|
|
select SOUTHBRIDGE_VIA_VT8237R
|
|
select SUPERIO_VIA_VT1211
|
|
select HAVE_PIRQ_TABLE
|
|
help
|
|
VIA EPIA-CN mainboard.
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default via/epia-cn
|
|
depends on BOARD_VIA_EPIA_CN
|
|
|
|
#config DCACHE_RAM_BASE
|
|
# hex
|
|
# default 0xffef0000
|
|
# depends on BOARD_VIA_EPIA_CN
|
|
#
|
|
#config DCACHE_RAM_SIZE
|
|
# hex
|
|
# default 0x8000
|
|
# depends on BOARD_VIA_EPIA_CN
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "EPIA_CN"
|
|
depends on BOARD_VIA_EPIA_CN
|
|
|
|
config VIDEO_MB
|
|
int
|
|
default 32
|
|
depends on BOARD_VIA_EPIA_CN
|
|
|
|
config RAMBASE
|
|
hex
|
|
default 0x4000
|
|
depends on BOARD_VIA_EPIA_CN
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 9
|
|
depends on BOARD_VIA_EPIA_CN
|