5db62ef94a
guybrush and mancomb don't configure any GPIO as PAD_SMI. Since mainboard_smi_gpi will only get called for a GEVENT that will cause a non-SCI SMI, this isn't expected to be called. For the unexpected and very unlikely case that it still does get called, put a printk into mainboard_smi_gpi to see what is happening there. TEST=none Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ifd6e3348ecc078932bf6cf5b0830b4b034d274bb Reviewed-on: https://review.coreboot.org/c/coreboot/+/52360 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
38 lines
968 B
C
38 lines
968 B
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
#include <baseboard/variants.h>
|
|
#include <console/console.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <ec/google/chromeec/ec.h>
|
|
#include <ec/google/chromeec/smm.h>
|
|
#include <elog.h>
|
|
#include <variant/ec.h>
|
|
|
|
void mainboard_smi_gpi(u32 gpi_sts)
|
|
{
|
|
printk(BIOS_WARNING, "No GPIO is set up as PAD_SMI, so %s should never end up being "
|
|
"called. gpi_status is %x.\n", __func__, gpi_sts);
|
|
}
|
|
|
|
void mainboard_smi_sleep(u8 slp_typ)
|
|
{
|
|
size_t num_gpios;
|
|
const struct soc_amd_gpio *gpios;
|
|
|
|
chromeec_smi_sleep(slp_typ, MAINBOARD_EC_S3_WAKE_EVENTS, MAINBOARD_EC_S5_WAKE_EVENTS);
|
|
|
|
gpios = variant_sleep_gpio_table(&num_gpios);
|
|
program_gpios(gpios, num_gpios);
|
|
}
|
|
|
|
int mainboard_smi_apmc(u8 apmc)
|
|
{
|
|
chromeec_smi_apmc(apmc, MAINBOARD_EC_SCI_EVENTS, MAINBOARD_EC_SMI_EVENTS);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void elog_gsmi_cb_mainboard_log_wake_source(void)
|
|
{
|
|
google_chromeec_log_events(MAINBOARD_EC_LOG_EVENTS | MAINBOARD_EC_S0IX_WAKE_EVENTS);
|
|
}
|