f8ee1806ac
Due to the automatic nature of this update, I am self-acking. It worked in abuild. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3053 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
34 lines
922 B
Text
34 lines
922 B
Text
# Config file for the ThinCan dbe61
|
|
|
|
target dbe61
|
|
mainboard artecgroup/dbe61
|
|
|
|
# HACK to get the right TSC support.
|
|
option CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2=1
|
|
|
|
option CONFIG_COMPRESSED_PAYLOAD_NRV2B=0
|
|
option CONFIG_COMPRESSED_PAYLOAD_LZMA=0
|
|
|
|
## ROM_SIZE is the total number of bytes allocated for coreboot use
|
|
## (normal AND fallback images and payloads).
|
|
## leave 36k for vsa and 32K for video ROM
|
|
#option ROM_SIZE = 1024*256 - 36*1024 - 32 * 1024
|
|
|
|
#No VGA for now
|
|
option ROM_SIZE = 1024*512 - 36*1024
|
|
|
|
# ROM_IMAGE_SIZE is the maximum number of bytes allowed for a coreboot image,
|
|
## not including any payload.
|
|
option ROM_IMAGE_SIZE=64*1024
|
|
|
|
option FALLBACK_SIZE = ROM_SIZE
|
|
|
|
option DEFAULT_CONSOLE_LOGLEVEL = 11
|
|
option MAXIMUM_CONSOLE_LOGLEVEL = 11
|
|
romimage "fallback"
|
|
option USE_FALLBACK_IMAGE=1
|
|
option COREBOOT_EXTRA_VERSION=".0Fallback"
|
|
payload ../payload.elf
|
|
end
|
|
|
|
buildrom ./dbe61.rom ROM_SIZE "fallback"
|