d23ee5de22
Since commit3bfd7cc(drivers/pc80: Rework normal / fallback selector code) the reboot counter stored in `reboot_bits` isn't reset on a reboot with `boot_option = 1` any more. Hence, with SKIP_MAX_REBOOT_CNT_CLEAR enabled, later stages (e.g. payload, OS) have to clear the counter too, when they want to switch to normal boot. So change the bits to (h)ex instead of (r)eserved. To clarify their meaning, rename `reboot_bits` to `reboot_counter`. Also remove all occurences of the obsolete `last_boot` bit that have sneaked in again since24391321(mainboard: Remove last_boot NVRAM option). Change-Id: Ib3fc38115ce951b75374e0d1347798b23db7243c Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/16157 Tested-by: build bot (Jenkins) Reviewed-by: Timothy Pearson <tpearson@raptorengineering.com> Reviewed-by: York Yang <york.yang@intel.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
60 lines
1.5 KiB
Text
60 lines
1.5 KiB
Text
entries
|
|
|
|
0 384 r 0 reserved_memory
|
|
384 1 e 4 boot_option
|
|
388 4 h 0 reboot_counter
|
|
392 3 e 5 baud_rate
|
|
395 1 e 1 hw_scrubber
|
|
396 1 e 1 interleave_chip_selects
|
|
397 2 e 8 max_mem_clock
|
|
399 1 e 2 multi_core
|
|
400 1 e 1 power_on_after_fail
|
|
412 4 e 6 debug_level
|
|
440 4 e 9 slow_cpu
|
|
444 1 e 1 nmi
|
|
445 1 e 1 gart
|
|
456 1 e 1 ECC_memory
|
|
728 256 h 0 user_data
|
|
984 16 h 0 check_sum
|
|
# Reserve the extended AMD configuration registers
|
|
1000 24 r 0 amd_reserved
|
|
|
|
|
|
|
|
enumerations
|
|
|
|
#ID value text
|
|
1 0 Disable
|
|
1 1 Enable
|
|
2 0 Enable
|
|
2 1 Disable
|
|
4 0 Fallback
|
|
4 1 Normal
|
|
5 0 115200
|
|
5 1 57600
|
|
5 2 38400
|
|
5 3 19200
|
|
5 4 9600
|
|
5 5 4800
|
|
5 6 2400
|
|
5 7 1200
|
|
6 6 Notice
|
|
6 7 Info
|
|
6 8 Debug
|
|
6 9 Spew
|
|
8 0 400Mhz
|
|
8 1 333Mhz
|
|
8 2 266Mhz
|
|
8 3 200Mhz
|
|
9 0 off
|
|
9 1 87.5%
|
|
9 2 75.0%
|
|
9 3 62.5%
|
|
9 4 50.0%
|
|
9 5 37.5%
|
|
9 6 25.0%
|
|
9 7 12.5%
|
|
|
|
checksums
|
|
|
|
checksum 392 983 984
|