94930e2622
Change-Id: Ic213948e4d31457dda9b9f2d5a4f92cd34d1e57d Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/6757 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
60 lines
1.8 KiB
Text
60 lines
1.8 KiB
Text
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007-2009 coresystems GmbH
|
|
* Copyright (C) 2011 The ChromiumOS Authors. All rights reserved.
|
|
* Copyright (C) 2014 Vladimir Serbinenko
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#define THINKPAD_EC_GPE 17
|
|
#define BRIGHTNESS_UP \_SB.PCI0.GFX0.LCD0.INCB
|
|
#define BRIGHTNESS_DOWN \_SB.PCI0.GFX0.LCD0.DECB
|
|
#define ACPI_VIDEO_DEVICE \_SB.PCI0.GFX0
|
|
#define RP04_IS_EXPRESSCARD 1
|
|
#define EC_LENOVO_H8_ME_WORKAROUND 1
|
|
#define HAVE_LCD_SCREEN 1
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x02, // DSDT revision: ACPI v2.0
|
|
"COREv4", // OEM id
|
|
"COREBOOT", // OEM table id
|
|
0x20110725 // OEM revision
|
|
)
|
|
{
|
|
// Some generic macros
|
|
#include "acpi/platform.asl"
|
|
|
|
// global NVS and variables
|
|
#include <southbridge/intel/bd82x6x/acpi/globalnvs.asl>
|
|
|
|
// General Purpose Events
|
|
//#include "acpi/gpe.asl"
|
|
|
|
#include <cpu/intel/model_206ax/acpi/cpu.asl>
|
|
|
|
Scope (\_SB) {
|
|
Device (PCI0)
|
|
{
|
|
#include <northbridge/intel/sandybridge/acpi/sandybridge.asl>
|
|
#include <southbridge/intel/bd82x6x/acpi/pch.asl>
|
|
}
|
|
}
|
|
|
|
/* Chipset specific sleep states */
|
|
#include <southbridge/intel/bd82x6x/acpi/sleepstates.asl>
|
|
}
|