d91b1dfabb
Provide an option for including the NHLT blobs within the lars mainboard directory while also adding the ACPI NHLT table generation that the current hardware supports. BUG=chrome-os-partner:44481 BRANCH=None TEST=Built and booted lars board. Audio worked with MAXIM audio card. Change-Id: I1b7836c685ebbe1498f3dbaa2eb64d5e0d4faabb Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 401f1a7b23dca19712517ed1588e1390769d1271 Original-Change-Id: I6a937872a9e10d2c5ea15d5952d23e98416df092 Original-Signed-off-by: Subrata Banik <subrata.banik@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/316092 Original-Commit-Ready: Nicolas Boichat <drinkcat@chromium.org> Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/12961 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
76 lines
1.9 KiB
C
76 lines
1.9 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007-2009 coresystems GmbH
|
|
* Copyright (C) 2013 Google Inc.
|
|
* Copyright (C) 2015 Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <arch/acpi.h>
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <stdlib.h>
|
|
#include <soc/nhlt.h>
|
|
#include "ec.h"
|
|
|
|
static void mainboard_init(device_t dev)
|
|
{
|
|
mainboard_ec_init();
|
|
}
|
|
|
|
static unsigned long mainboard_write_acpi_tables(
|
|
device_t device, unsigned long current, acpi_rsdp_t *rsdp)
|
|
{
|
|
uintptr_t start_addr;
|
|
uintptr_t end_addr;
|
|
struct nhlt *nhlt;
|
|
|
|
start_addr = current;
|
|
|
|
nhlt = nhlt_init();
|
|
|
|
if (nhlt == NULL)
|
|
return start_addr;
|
|
|
|
/* 2 Channel DMIC array. */
|
|
if (nhlt_soc_add_dmic_array(nhlt, 2))
|
|
printk(BIOS_ERR, "Couldn't add 2CH DMIC array.\n");
|
|
|
|
/* MAXIM Smart Amps for left and right. */
|
|
if (nhlt_soc_add_max98357(nhlt, AUDIO_LINK_SSP0))
|
|
printk(BIOS_ERR, "Couldn't add max98357.\n");
|
|
|
|
/* NAU88l25 Headset codec. */
|
|
if (nhlt_soc_add_nau88l25(nhlt, AUDIO_LINK_SSP1))
|
|
printk(BIOS_ERR, "Couldn't add headset codec.\n");
|
|
|
|
end_addr = nhlt_soc_serialize(nhlt, start_addr);
|
|
|
|
if (end_addr != start_addr)
|
|
acpi_add_table(rsdp, (void *)start_addr);
|
|
|
|
return end_addr;
|
|
}
|
|
|
|
/*
|
|
* mainboard_enable is executed as first thing after
|
|
* enumerate_buses().
|
|
*/
|
|
static void mainboard_enable(device_t dev)
|
|
{
|
|
dev->ops->init = mainboard_init;
|
|
dev->ops->write_acpi_tables = mainboard_write_acpi_tables;
|
|
}
|
|
|
|
struct chip_operations mainboard_ops = {
|
|
.enable_dev = mainboard_enable,
|
|
};
|