dc9cfa431e
Change-Id: I4e25630ae82e8030a9d6bfccb60844c301b1d635 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/6705 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
65 lines
1.8 KiB
C
65 lines
1.8 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2011 Sven Schnelle <svens@stackframe.org>
|
|
* Copyright (C) 2013 Vladimir Serbinenko <phcoder@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; version 2 of
|
|
* the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
|
|
#define __SIMPLE_DEVICE__
|
|
#include <console/console.h>
|
|
#include <arch/io.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <delay.h>
|
|
#include "dock.h"
|
|
#include "southbridge/intel/i82801ix/i82801ix.h"
|
|
#include "ec/lenovo/h8/h8.h"
|
|
#include <ec/acpi/ec.h>
|
|
|
|
#define LPC_DEV PCI_DEV(0, 0x1f, 0)
|
|
|
|
void h8_mainboard_init_dock (void)
|
|
{
|
|
if (dock_present()) {
|
|
printk(BIOS_DEBUG, "dock is connected\n");
|
|
dock_connect();
|
|
} else
|
|
printk(BIOS_DEBUG, "dock is not connected\n");
|
|
}
|
|
|
|
void dock_connect(void)
|
|
{
|
|
u16 gpiobase = pci_read_config16(LPC_DEV, D31F0_GPIO_BASE) & 0xfffc;
|
|
ec_set_bit(0x02, 0);
|
|
outl(inl(gpiobase + 0x0c) | (1 << 28), gpiobase + 0x0c);
|
|
}
|
|
|
|
void dock_disconnect(void)
|
|
{
|
|
u16 gpiobase = pci_read_config16(LPC_DEV, D31F0_GPIO_BASE) & 0xfffc;
|
|
ec_clr_bit(0x02, 0);
|
|
outl(inl(gpiobase + 0x0c) & ~(1 << 28), gpiobase + 0x0c);
|
|
}
|
|
|
|
int dock_present(void)
|
|
{
|
|
u16 gpiobase = pci_read_config16(LPC_DEV, D31F0_GPIO_BASE) & 0xfffc;
|
|
u8 st = inb(gpiobase + 0x0c);
|
|
|
|
return ((st >> 2) & 7) != 7;
|
|
}
|