9761a7a295
Update PMIC settings as per table provided by hardware eng team. Change-Id: I17a8a1a44fa8c9093e13e8d7e4a2f5b07a3b1f1f Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 3c49afd0d1a17b73f2192206ff7389e2f7930fec Original-Change-Id: I027febb6849f1c4d15bf56d8bcd29c431655c7b6 Original-Signed-off-by: Furquan Shaikh <furquan@google.com> Original-Reviewed-on: https://chromium-review.googlesource.com/283543 Original-Trybot-Ready: Furquan Shaikh <furquan@chromium.org> Original-Tested-by: Furquan Shaikh <furquan@chromium.org> Original-Reviewed-by: Furquan Shaikh <furquan@chromium.org> Original-Commit-Queue: Furquan Shaikh <furquan@chromium.org> Reviewed-on: http://review.coreboot.org/10843 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
117 lines
3.1 KiB
C
117 lines
3.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright 2015 Google Inc.
|
|
* Copyright (c) 2013-2015, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc.
|
|
*/
|
|
|
|
#include <boardid.h>
|
|
#include <console/console.h>
|
|
#include <delay.h>
|
|
#include <device/i2c.h>
|
|
#include <stdint.h>
|
|
#include <stdlib.h>
|
|
|
|
#include "pmic.h"
|
|
#include "reset.h"
|
|
|
|
enum {
|
|
MAX77620_I2C_ADDR = 0x3c,
|
|
MAX77621_CPU_I2C_ADDR = 0x1B,
|
|
MAX77621_GPU_I2C_ADDR = 0x1C,
|
|
};
|
|
|
|
struct max77620_init_reg {
|
|
u8 reg;
|
|
u8 val;
|
|
u8 delay;
|
|
};
|
|
|
|
static struct max77620_init_reg init_list[] = {
|
|
/* TODO */
|
|
};
|
|
|
|
static void pmic_write_reg(unsigned bus, uint8_t chip, uint8_t reg, uint8_t val,
|
|
int delay)
|
|
{
|
|
if (i2c_writeb(bus, chip, reg, val)) {
|
|
printk(BIOS_ERR, "%s: reg = 0x%02X, value = 0x%02X failed!\n",
|
|
__func__, reg, val);
|
|
/* Reset the SoC on any PMIC write error */
|
|
cpu_reset();
|
|
} else {
|
|
if (delay)
|
|
udelay(500);
|
|
}
|
|
}
|
|
|
|
void pmic_write_reg_77620(unsigned bus, uint8_t reg, uint8_t val,
|
|
int delay)
|
|
{
|
|
pmic_write_reg(bus, MAX77620_I2C_ADDR, reg, val, delay);
|
|
}
|
|
|
|
static inline void pmic_write_reg_77621(unsigned bus, uint8_t reg, uint8_t val,
|
|
int delay)
|
|
{
|
|
pmic_write_reg(bus, MAX77621_CPU_I2C_ADDR, reg, val, delay);
|
|
}
|
|
|
|
static void pmic_slam_defaults(unsigned bus)
|
|
{
|
|
int i;
|
|
for (i = 0; i < ARRAY_SIZE(init_list); i++) {
|
|
struct max77620_init_reg *reg = &init_list[i];
|
|
pmic_write_reg_77620(bus, reg->reg, reg->val, reg->delay);
|
|
}
|
|
}
|
|
|
|
void pmic_init(unsigned bus)
|
|
{
|
|
/* Restore PMIC POR defaults, in case kernel changed 'em */
|
|
pmic_slam_defaults(bus);
|
|
|
|
/* MAX77620: Set SD0 to 1.0V - VDD_CORE */
|
|
pmic_write_reg_77620(bus, MAX77620_SD0_REG, 0x20, 1);
|
|
pmic_write_reg_77620(bus, MAX77620_VDVSSD0_REG, 0x20, 1);
|
|
|
|
/* MAX77620: GPIO 0,1,2,5,6,7 = GPIO, 3,4 = alt mode */
|
|
pmic_write_reg_77620(bus, MAX77620_AME_GPIO, 0x18, 1);
|
|
|
|
/* MAX77620: Disable SD1 Remote Sense, Set SD1 for LPDDR4 to 1.125V */
|
|
pmic_write_reg_77620(bus, MAX77620_CNFG2SD_REG, 0x04, 1);
|
|
pmic_write_reg_77620(bus, MAX77620_SD1_REG, 0x2a, 1);
|
|
|
|
/* MAX77621: Set VOUT_REG to 1.0V - CPU VREG */
|
|
pmic_write_reg_77621(bus, MAX77621_VOUT_REG, 0xBF, 1);
|
|
|
|
/* MAX77621: Set VOUT_DVC_REG to 1.0V - CPU VREG DVC */
|
|
pmic_write_reg_77621(bus, MAX77621_VOUT_DVC_REG, 0xBF, 1);
|
|
|
|
/* MAX77621: Set CONTROL1 to 0x38 */
|
|
pmic_write_reg_77621(bus, MAX77621_CONTROL1_REG, 0x38, 1);
|
|
|
|
/* MAX77621: Set CONTROL2 to 0xD2 */
|
|
pmic_write_reg_77621(bus, MAX77621_CONTROL2_REG, 0xD2, 1);
|
|
|
|
/* MAX77620: Setup/Enable GPIO5 - EN_VDD_CPU */
|
|
pmic_write_reg_77620(bus, MAX77620_GPIO5_REG, 0x09, 1);
|
|
|
|
/* Required delay of 2msec */
|
|
udelay(2000);
|
|
|
|
printk(BIOS_DEBUG, "PMIC init done\n");
|
|
}
|