16fe79048f
All Intel southbridges implement the same SMBus functions. This patch replaces all these similar and mostly identical implementations with a common file. This also makes i2c block read available to all those southbridges. If the northbridge has to read a lot of SPD bytes sequentially, using this function can reduce the time being spent to read SPD five-fold. Change-Id: I93bb186e04e8c32dff04fc1abe4b5ecbc4c9c962 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/19258 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
55 lines
1.6 KiB
C
55 lines
1.6 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007 Uwe Hermann <uwe@hermann-uwe.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <device/pci_ids.h>
|
|
#include <device/pci_def.h>
|
|
#include <southbridge/intel/common/smbus.h>
|
|
#include "i82371eb.h"
|
|
|
|
void enable_smbus(void)
|
|
{
|
|
pci_devfn_t dev;
|
|
u8 reg8;
|
|
u16 reg16;
|
|
|
|
/* Get the SMBus/PM device of the 82371AB/EB/MB. */
|
|
dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_INTEL,
|
|
PCI_DEVICE_ID_INTEL_82371AB_SMB_ACPI), 0);
|
|
|
|
/* Set the SMBus I/O base. */
|
|
pci_write_config32(dev, SMBBA, SMBUS_IO_BASE | 1);
|
|
|
|
/* Enable the SMBus controller host interface. */
|
|
reg8 = pci_read_config8(dev, SMBHSTCFG);
|
|
reg8 |= SMB_HST_EN;
|
|
pci_write_config8(dev, SMBHSTCFG, reg8);
|
|
|
|
/* Enable access to the SMBus I/O space. */
|
|
reg16 = pci_read_config16(dev, PCI_COMMAND);
|
|
reg16 |= PCI_COMMAND_IO;
|
|
pci_write_config16(dev, PCI_COMMAND, reg16);
|
|
|
|
/* Clear any lingering errors, so the transaction will run. */
|
|
outb(inb(SMBUS_IO_BASE + SMBHSTSTAT), SMBUS_IO_BASE + SMBHSTSTAT);
|
|
}
|
|
|
|
int smbus_read_byte(u8 device, u8 address)
|
|
{
|
|
return do_smbus_read_byte(SMBUS_IO_BASE, device, address);
|
|
}
|