14e2277962
while others dislike them being extra commits, let's clean them up once and for all for the existing code. If it's ugly, let it only be ugly once :-) Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5507 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
112 lines
3.2 KiB
C
112 lines
3.2 KiB
C
/* This file was generated by getpir.c, do not modify!
|
|
(but if you do, please run checkpir on it to verify)
|
|
Contains the IRQ Routing Table dumped directly from your memory , wich BIOS sets up
|
|
|
|
Documentation at : http://www.microsoft.com/hwdev/busbios/PCIIRQ.HTM
|
|
*/
|
|
#include <console/console.h>
|
|
#include <device/pci.h>
|
|
#include <string.h>
|
|
#include <stdint.h>
|
|
#include <arch/pirq_routing.h>
|
|
|
|
#include <cpu/amd/amdk8_sysconf.h>
|
|
|
|
static void write_pirq_info(struct irq_info *pirq_info, uint8_t bus, uint8_t devfn, uint8_t link0, uint16_t bitmap0,
|
|
uint8_t link1, uint16_t bitmap1, uint8_t link2, uint16_t bitmap2,uint8_t link3, uint16_t bitmap3,
|
|
uint8_t slot, uint8_t rfu)
|
|
{
|
|
pirq_info->bus = bus;
|
|
pirq_info->devfn = devfn;
|
|
pirq_info->irq[0].link = link0;
|
|
pirq_info->irq[0].bitmap = bitmap0;
|
|
pirq_info->irq[1].link = link1;
|
|
pirq_info->irq[1].bitmap = bitmap1;
|
|
pirq_info->irq[2].link = link2;
|
|
pirq_info->irq[2].bitmap = bitmap2;
|
|
pirq_info->irq[3].link = link3;
|
|
pirq_info->irq[3].bitmap = bitmap3;
|
|
pirq_info->slot = slot;
|
|
pirq_info->rfu = rfu;
|
|
}
|
|
|
|
extern unsigned char bus_8131_0;
|
|
extern unsigned char bus_8131_1;
|
|
extern unsigned char bus_8131_2;
|
|
extern unsigned char bus_8111_0;
|
|
extern unsigned char bus_8111_1;
|
|
extern unsigned char bus_8151_0;
|
|
extern unsigned char bus_8151_1;
|
|
|
|
extern unsigned sbdn3;
|
|
extern unsigned sbdn5;
|
|
|
|
|
|
|
|
unsigned long write_pirq_routing_table(unsigned long addr)
|
|
{
|
|
|
|
struct irq_routing_table *pirq;
|
|
struct irq_info *pirq_info;
|
|
unsigned slot_num;
|
|
uint8_t *v;
|
|
|
|
uint8_t sum=0;
|
|
int i;
|
|
|
|
get_bus_conf(); // it will find out all bus num and apic that share with mptable.c and mptable.c and acpi_tables.c
|
|
|
|
/* Align the table to be 16 byte aligned. */
|
|
addr += 15;
|
|
addr &= ~15;
|
|
|
|
/* This table must be betweeen 0xf0000 & 0x100000 */
|
|
printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr);
|
|
|
|
pirq = (void *)(addr);
|
|
v = (uint8_t *)(addr);
|
|
|
|
pirq->signature = PIRQ_SIGNATURE;
|
|
pirq->version = PIRQ_VERSION;
|
|
|
|
pirq->rtr_bus = bus_8111_0;
|
|
pirq->rtr_devfn = ((sysconf.sbdn+1)<<3)|0;
|
|
|
|
pirq->exclusive_irqs = 0;
|
|
|
|
pirq->rtr_vendor = 0x1022;
|
|
pirq->rtr_device = 0x746b;
|
|
|
|
pirq->miniport_data = 0;
|
|
|
|
memset(pirq->rfu, 0, sizeof(pirq->rfu));
|
|
|
|
pirq_info = (void *) ( &pirq->checksum + 1);
|
|
slot_num = 0;
|
|
//pci bridge
|
|
write_pirq_info(pirq_info, bus_8111_0, ((sysconf.sbdn+1)<<3)|0, 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0, 0);
|
|
pirq_info++; slot_num++;
|
|
//pcix bridge
|
|
// write_pirq_info(pirq_info, bus_8131_0, (sbdn3<<3)|0, 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0, 0);
|
|
// pirq_info++; slot_num++;
|
|
//agp bridge
|
|
write_pirq_info(pirq_info, bus_8151_0, (sbdn5<<3)|0, 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0, 0);
|
|
|
|
pirq_info++; slot_num++;
|
|
|
|
pirq->size = 32 + 16 * slot_num;
|
|
|
|
for (i = 0; i < pirq->size; i++)
|
|
sum += v[i];
|
|
|
|
sum = pirq->checksum - sum;
|
|
|
|
if (sum != pirq->checksum) {
|
|
pirq->checksum = sum;
|
|
}
|
|
|
|
printk(BIOS_INFO, "done.\n");
|
|
|
|
return (unsigned long) pirq_info;
|
|
|
|
}
|