9e4488ab06
a) Add LTR disqualification in D3 to ensure PMC ignores LTR from UFS IP as it is infinite. b) Remove LTR disqualification in _PS0 to ensure PMC stops ignoring LTR from UFS IP during D3 exit. c) Add Kconfig (SOC_INTEL_UFS_LTR_DISQUALIFY) check to apply this LTR WA. BUG=b:252975357 TEST=build and boot nirwen and see no issues in PLT runs Signed-off-by: Meera Ravindranath <meera.ravindranath@intel.com> Change-Id: I88772b0b7dde1fca0130472a38628e72dfd6c26c Reviewed-on: https://review.coreboot.org/c/coreboot/+/68251 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> |
||
---|---|---|
.. | ||
alderlake | ||
apollolake | ||
baytrail | ||
braswell | ||
broadwell | ||
cannonlake | ||
common | ||
denverton_ns | ||
elkhartlake | ||
icelake | ||
jasperlake | ||
meteorlake | ||
quark | ||
skylake | ||
tigerlake | ||
xeon_sp | ||
Makefile.inc |