b0f81518b5
Use the ACPI generator for creating the Chrome OS gpio package. Each mainboard has its own list of Chrome OS gpios that are fed into a helper to generate the ACPI external OIPG package. Additionally, the common chromeos.asl is now conditionally included based on CONFIG_CHROMEOS. Change-Id: I1d3d951964374a9d43521879d4c265fa513920d2 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/15909 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
55 lines
1.4 KiB
Text
55 lines
1.4 KiB
Text
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007-2009 coresystems GmbH
|
|
* Copyright (C) 2015 Google Inc.
|
|
* Copyright (C) 2015 Intel Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x05, // DSDT revision: ACPI v5.0
|
|
"COREv4", // OEM id
|
|
"COREBOOT", // OEM table id
|
|
0x20110725 // OEM revision
|
|
)
|
|
{
|
|
// Some generic macros
|
|
#include <soc/intel/skylake/acpi/platform.asl>
|
|
|
|
// global NVS and variables
|
|
#include <soc/intel/skylake/acpi/globalnvs.asl>
|
|
|
|
// CPU
|
|
#include <soc/intel/skylake/acpi/cpu.asl>
|
|
|
|
Scope (\_SB) {
|
|
Device (PCI0)
|
|
{
|
|
#include <soc/intel/skylake/acpi/systemagent.asl>
|
|
#include <soc/intel/skylake/acpi/pch.asl>
|
|
}
|
|
|
|
// Dynamic Platform Thermal Framework
|
|
#include "acpi/dptf.asl"
|
|
}
|
|
|
|
// Chrome OS specific
|
|
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
|
|
|
|
// Chipset specific sleep states
|
|
#include <soc/intel/skylake/acpi/sleepstates.asl>
|
|
|
|
// Mainboard specific
|
|
#include "acpi/mainboard.asl"
|
|
}
|