9f7f92c7ee
Port commitd7b88dcb(mb/google/x86-boards: Get rid of power button device in coreboot) to AMD AGESA Hudson boards. No idea, if this is correct for the two laptops. The Lenovo G505s also incorrectly defines two power buttons. [ 0.911423] input: Power Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0C0C:00/input/input1 [ 0.911434] ACPI: Power Button [PWRB] [ 0.911493] input: Power Button as /devices/LNXSYSTM:00/LNXPWRBN:00/input/input2 [ 0.912326] ACPI: Power Button [PWRF] If the generic power button device is needed, the POWER_BUTTON flag should be set in FADT. The GPE ACPI code seems to originate from commit806def8c(I missed the svn add on r3787. These are the additional files., Add AMD dbm690t ACPI support.), and was copied over. Change-Id: I88950e15faf1b90ca6e688864bac40bf9779c32e Signed-off-by: Paul Menzel <pmenzel@molgen.mpg.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40754 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mike Banon <mikebdp2@gmail.com>
68 lines
1.9 KiB
Text
68 lines
1.9 KiB
Text
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/* DefinitionBlock Statement */
|
|
#include <acpi/acpi.h>
|
|
DefinitionBlock (
|
|
"DSDT.AML", /* Output filename */
|
|
"DSDT", /* Signature */
|
|
0x02, /* DSDT Revision, needs to be 2 for 64bit */
|
|
OEM_ID,
|
|
ACPI_TABLE_CREATOR,
|
|
0x00010001 /* OEM Revision */
|
|
)
|
|
{ /* Start of ASL file */
|
|
/* #include <arch/x86/acpi/debug.asl> */ /* Include global debug methods if needed */
|
|
|
|
/* Globals for the platform */
|
|
#include "acpi/mainboard.asl"
|
|
|
|
/* Describe the USB Overcurrent pins */
|
|
#include "acpi/usb_oc.asl"
|
|
|
|
/* PCI IRQ mapping for the Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/pcie.asl>
|
|
|
|
/* Describe the processor tree (\_SB) */
|
|
#include <cpu/amd/agesa/family15tn/acpi/cpu.asl>
|
|
|
|
/* Describe the supported Sleep States for this Southbridge */
|
|
#include <southbridge/amd/common/acpi/sleepstates.asl>
|
|
|
|
/* Describe the Sleep Methods (WAK, PTS, GTS, etc.) for this platform */
|
|
#include "acpi/sleep.asl"
|
|
|
|
Scope(\_SB) {
|
|
/* global utility methods expected within the \_SB scope */
|
|
#include <arch/x86/acpi/globutil.asl>
|
|
|
|
/* Describe IRQ Routing mapping for this platform (within the \_SB scope) */
|
|
#include "acpi/routing.asl"
|
|
|
|
Device(PCI0) {
|
|
/* Describe the AMD Northbridge */
|
|
#include <northbridge/amd/agesa/family15tn/acpi/northbridge.asl>
|
|
|
|
/* Describe the AMD Fusion Controller Hub Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/fch.asl>
|
|
|
|
}
|
|
|
|
/* Describe PCI INT[A-H] for the Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/pci_int.asl>
|
|
|
|
} /* End Scope(_SB) */
|
|
|
|
/* Describe SMBUS for the Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/smbus.asl>
|
|
|
|
/* Define the General Purpose Events for the platform */
|
|
#include "acpi/gpe.asl"
|
|
|
|
/* Define the Thermal zones and methods for the platform */
|
|
#include "acpi/thermal.asl"
|
|
|
|
/* Define the System Indicators for the platform */
|
|
#include "acpi/si.asl"
|
|
|
|
}
|
|
/* End of ASL file */
|