c3e0389c05
Select this to provide menu in menuconfig to add flash descriptor file. ME or GbE firmwares themselves are not required, but integrated NIC MAC and SPI configuration fields are still useful. Change-Id: I14b86e2f38ec39924d2cbf0932d82f66ed356a03 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/17805 Tested-by: build bot (Jenkins) Reviewed-by: Nico Huber <nico.h@gmx.de>
43 lines
1.1 KiB
Text
43 lines
1.1 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2008-2009 coresystems GmbH
|
|
## 2012 secunet security Networks AG
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
config SOUTHBRIDGE_INTEL_I82801IX
|
|
bool
|
|
select SOUTHBRIDGE_INTEL_COMMON
|
|
select IOAPIC
|
|
select HAVE_USBDEBUG
|
|
select HAVE_HARD_RESET
|
|
select USE_WATCHDOG_ON_BOOT
|
|
select HAVE_SMI_HANDLER
|
|
select HAVE_USBDEBUG_OPTIONS
|
|
select SOUTHBRIDGE_INTEL_COMMON_GPIO
|
|
select HAVE_INTEL_FIRMWARE
|
|
|
|
if SOUTHBRIDGE_INTEL_I82801IX
|
|
|
|
config EHCI_BAR
|
|
hex
|
|
default 0xfef00000
|
|
|
|
config HPET_MIN_TICKS
|
|
hex
|
|
default 0x80
|
|
|
|
config BOOTBLOCK_SOUTHBRIDGE_INIT
|
|
string
|
|
default "southbridge/intel/i82801ix/bootblock.c"
|
|
|
|
endif
|