315dec48ea
The common part of the bootblock resets the nvram data if it's found to be invalid. Since that code is compiled with romcc in i386 mode, there's a shortage on registers. Try to reduce the strain by doing things smarter: cmos_write_inner is the same as cmos_write, just that it doesn't check if the RTC is disabled. Since we just disabled it before, we can assume that it is so. Change-Id: Ic85eb2a5df949d1c1aff654bc1b40d6f2ff71756 Signed-off-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-on: http://review.coreboot.org/2296 Tested-by: build bot (Jenkins) Reviewed-by: Christian Gmeiner <christian.gmeiner@gmail.com>
72 lines
1.5 KiB
C
72 lines
1.5 KiB
C
#include <cpu/x86/lapic/boot_cpu.c>
|
|
#include <arch/cbfs.h>
|
|
|
|
#ifdef CONFIG_BOOTBLOCK_CPU_INIT
|
|
#include CONFIG_BOOTBLOCK_CPU_INIT
|
|
#endif
|
|
#ifdef CONFIG_BOOTBLOCK_NORTHBRIDGE_INIT
|
|
#include CONFIG_BOOTBLOCK_NORTHBRIDGE_INIT
|
|
#endif
|
|
#ifdef CONFIG_BOOTBLOCK_SOUTHBRIDGE_INIT
|
|
#include CONFIG_BOOTBLOCK_SOUTHBRIDGE_INIT
|
|
#endif
|
|
|
|
#ifdef CONFIG_BOOTBLOCK_MAINBOARD_INIT
|
|
#include CONFIG_BOOTBLOCK_MAINBOARD_INIT
|
|
#else
|
|
static void bootblock_mainboard_init(void)
|
|
{
|
|
#ifdef CONFIG_BOOTBLOCK_NORTHBRIDGE_INIT
|
|
bootblock_northbridge_init();
|
|
#endif
|
|
#ifdef CONFIG_BOOTBLOCK_SOUTHBRIDGE_INIT
|
|
bootblock_southbridge_init();
|
|
#endif
|
|
#ifdef CONFIG_BOOTBLOCK_CPU_INIT
|
|
bootblock_cpu_init();
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
#if CONFIG_USE_OPTION_TABLE
|
|
#include <pc80/mc146818rtc.h>
|
|
|
|
static void sanitize_cmos(void)
|
|
{
|
|
if (cmos_error() || !cmos_chksum_valid()) {
|
|
unsigned char *cmos_default = (unsigned char*)walkcbfs("cmos.default");
|
|
if (cmos_default) {
|
|
int i;
|
|
cmos_disable_rtc();
|
|
for (i = 14; i < 128; i++) {
|
|
cmos_write_inner(cmos_default[i], i);
|
|
}
|
|
cmos_enable_rtc();
|
|
}
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#if CONFIG_CMOS_POST
|
|
#include <pc80/mc146818rtc.h>
|
|
|
|
static void cmos_post_init(void)
|
|
{
|
|
u8 magic = CMOS_POST_BANK_0_MAGIC;
|
|
|
|
/* Switch to the other bank */
|
|
switch (cmos_read(CMOS_POST_BANK_OFFSET)) {
|
|
case CMOS_POST_BANK_1_MAGIC:
|
|
break;
|
|
case CMOS_POST_BANK_0_MAGIC:
|
|
magic = CMOS_POST_BANK_1_MAGIC;
|
|
break;
|
|
default:
|
|
/* Initialize to zero */
|
|
cmos_write(0, CMOS_POST_BANK_0_OFFSET);
|
|
cmos_write(0, CMOS_POST_BANK_1_OFFSET);
|
|
}
|
|
|
|
cmos_write(magic, CMOS_POST_BANK_OFFSET);
|
|
}
|
|
#endif
|