ed35b7c546
Transition to using the common Intel ACPI hardware definitions generic ACPI definitions. BUG=chrome-os-partner:54977 Change-Id: Icaca9367b526999f0475b21dd968724baa32e3f6 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/15667 Tested-by: build bot (Jenkins) Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Andrey Petrov <andrey.petrov@intel.com>
217 lines
4.8 KiB
Text
217 lines
4.8 KiB
Text
config SOC_INTEL_APOLLOLAKE
|
|
bool
|
|
help
|
|
Intel Apollolake support
|
|
|
|
if SOC_INTEL_APOLLOLAKE
|
|
|
|
config CPU_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select ACPI_INTEL_HARDWARE_SLEEP_VALUES
|
|
select ARCH_BOOTBLOCK_X86_32
|
|
select ARCH_RAMSTAGE_X86_32
|
|
select ARCH_ROMSTAGE_X86_32
|
|
select ARCH_VERSTAGE_X86_32
|
|
# CPU specific options
|
|
select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
|
|
select IOAPIC
|
|
select SMP
|
|
select SSE2
|
|
select SUPPORT_CPU_UCODE_IN_CBFS
|
|
# Audio options
|
|
select ACPI_NHLT
|
|
select SOC_INTEL_COMMON_NHLT
|
|
# Misc options
|
|
select C_ENVIRONMENT_BOOTBLOCK
|
|
select COLLECT_TIMESTAMPS
|
|
select COMMON_FADT
|
|
select GENERIC_GPIO_LIB
|
|
select HAVE_INTEL_FIRMWARE
|
|
select HAVE_SMI_HANDLER
|
|
select MMCONF_SUPPORT
|
|
select MMCONF_SUPPORT_DEFAULT
|
|
select NO_FIXED_XIP_ROM_SIZE
|
|
select NO_STAGE_CACHE
|
|
select NO_XIP_EARLY_STAGES
|
|
select PARALLEL_MP
|
|
select PCIEXP_ASPM
|
|
select PCIEXP_COMMON_CLOCK
|
|
select PCIEXP_CLK_PM
|
|
select PCIEXP_L1_SUB_STATE
|
|
select POSTCAR_STAGE
|
|
select REG_SCRIPT
|
|
select RELOCATABLE_RAMSTAGE # Build fails if this is not selected
|
|
select SMM_TSEG
|
|
select SOC_INTEL_COMMON
|
|
select SOC_INTEL_COMMON_ACPI
|
|
select SOC_INTEL_COMMON_LPSS_I2C
|
|
select SOC_INTEL_COMMON_SMI
|
|
select SPI_FLASH
|
|
select UDELAY_TSC
|
|
select TSC_CONSTANT_RATE
|
|
select TSC_MONOTONIC_TIMER
|
|
select HAVE_MONOTONIC_TIMER
|
|
select PLATFORM_USES_FSP2_0
|
|
select HAVE_HARD_RESET
|
|
select SOC_INTEL_COMMON
|
|
select SOC_INTEL_COMMON_GFX_OPREGION
|
|
select ADD_VBT_DATA_FILE
|
|
|
|
config TPM_ON_FAST_SPI
|
|
bool
|
|
default n
|
|
select LPC_TPM
|
|
help
|
|
TPM part is conntected on Fast SPI interface, but the LPC MMIO
|
|
TPM transactions are decoded and serialized over the SPI interface.
|
|
|
|
config SOC_INTEL_COMMON_RESET
|
|
bool
|
|
default y
|
|
|
|
config MMCONF_BASE_ADDRESS
|
|
hex "PCI MMIO Base Address"
|
|
default 0xe0000000
|
|
|
|
config IOSF_BASE_ADDRESS
|
|
hex "MMIO Base Address of sideband bus"
|
|
default 0xd0000000
|
|
|
|
config DCACHE_RAM_BASE
|
|
hex "Base address of cache-as-RAM"
|
|
default 0xfef00000
|
|
|
|
config DCACHE_RAM_SIZE
|
|
hex "Length in bytes of cache-as-RAM"
|
|
default 0x100000
|
|
help
|
|
The size of the cache-as-ram region required during bootblock
|
|
and/or romstage.
|
|
|
|
config DCACHE_BSP_STACK_SIZE
|
|
hex
|
|
default 0x4000
|
|
help
|
|
The amount of anticipated stack usage in CAR by bootblock and
|
|
other stages.
|
|
|
|
config CPU_ADDR_BITS
|
|
int
|
|
default 36
|
|
|
|
config SOC_INTEL_COMMON_LPSS_I2C_CLOCK_MHZ
|
|
depends on SOC_INTEL_COMMON_LPSS_I2C
|
|
int
|
|
default 133
|
|
|
|
config CONSOLE_UART_BASE_ADDRESS
|
|
depends on CONSOLE_SERIAL
|
|
hex "MMIO base address for UART"
|
|
default 0xde000000
|
|
|
|
config SOC_UART_DEBUG
|
|
bool "Enable SoC UART debug port selected by UART_FOR_CONSOLE."
|
|
default n
|
|
select CONSOLE_SERIAL
|
|
select BOOTBLOCK_CONSOLE
|
|
select DRIVERS_UART
|
|
select DRIVERS_UART_8250MEM_32
|
|
select NO_UART_ON_SUPERIO
|
|
|
|
# 32KiB bootblock is all that is mapped in by the CSE at top of 4GiB.
|
|
config C_ENV_BOOTBLOCK_SIZE
|
|
hex
|
|
default 0x8000
|
|
|
|
# This SoC does not map SPI flash like many previous SoC. Therefore we provide
|
|
# a custom media driver that facilitates mapping
|
|
config X86_TOP4G_BOOTMEDIA_MAP
|
|
bool
|
|
default n
|
|
|
|
config ROMSTAGE_ADDR
|
|
hex
|
|
default 0xfef3e000
|
|
help
|
|
The base address (in CAR) where romstage should be linked
|
|
|
|
config VERSTAGE_ADDR
|
|
hex
|
|
default 0xfef60000
|
|
help
|
|
The base address (in CAR) where verstage should be linked
|
|
|
|
config CACHE_MRC_SETTINGS
|
|
bool
|
|
default y
|
|
|
|
config FSP_M_ADDR
|
|
hex
|
|
default 0xfef60000
|
|
help
|
|
The address FSP-M will be relocated to during build time
|
|
|
|
config NEED_LBP2
|
|
bool "Write contents for logical boot partition 2."
|
|
default n
|
|
help
|
|
Write the contents from a file into the logical boot partition 2
|
|
region defined by LBP2_FMAP_NAME.
|
|
|
|
config LBP2_FMAP_NAME
|
|
string "Name of FMAP region to put logical boot partition 2"
|
|
depends on NEED_LBP2
|
|
default "SIGN_CSE"
|
|
help
|
|
Name of FMAP region to write logical boot partition 2 data.
|
|
|
|
config LBP2_FILE_NAME
|
|
string "Path of file to write to logical boot partition 2 region"
|
|
depends on NEED_LBP2
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/lbp2.bin"
|
|
help
|
|
Name of file to store in the logical boot partition 2 region.
|
|
|
|
config NEED_IFWI
|
|
bool "Write content into IFWI region"
|
|
default n
|
|
help
|
|
Write the content from a file into IFWI region defined by
|
|
IFWI_FMAP_NAME.
|
|
|
|
config IFWI_FMAP_NAME
|
|
string "Name of FMAP region to pull IFWI into"
|
|
depends on NEED_IFWI
|
|
default "IFWI"
|
|
help
|
|
Name of FMAP region to write IFWI.
|
|
|
|
config IFWI_FILE_NAME
|
|
string "Path of file to write to IFWI region"
|
|
depends on NEED_IFWI
|
|
default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/ifwi.bin"
|
|
help
|
|
Name of file to store in the IFWI region.
|
|
|
|
config NHLT_DMIC_2CH_16B
|
|
bool
|
|
depends on ACPI_NHLT
|
|
default n
|
|
help
|
|
Include DSP firmware settings for 2 channel 16B DMIC array.
|
|
|
|
config NHLT_MAX98357
|
|
bool
|
|
depends on ACPI_NHLT
|
|
default n
|
|
help
|
|
Include DSP firmware settings for headset codec.
|
|
|
|
config NHLT_DA7219
|
|
bool
|
|
depends on ACPI_NHLT
|
|
default n
|
|
help
|
|
Include DSP firmware settings for headset codec.
|
|
|
|
endif
|