e9649218bf
Tested with CONFIG_H8_FN_KEY_AS_VBOOT_RECOVERY_SW to switch between RW_A and recovery, which works quite well as a developer mode to test RW_A with the COREBOOT slot as a fallback. Change-Id: I9d524988e991457032f63a947606d1b3581de5e7 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35959 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
128 lines
4.1 KiB
Text
128 lines
4.1 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2007-2008 coresystems GmbH
|
|
## Copyright (C) 2013 Vladimir Serbinenko
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
# -----------------------------------------------------------------
|
|
entries
|
|
|
|
# -----------------------------------------------------------------
|
|
# Status Register A
|
|
# -----------------------------------------------------------------
|
|
# Status Register B
|
|
# -----------------------------------------------------------------
|
|
# Status Register C
|
|
#96 4 r 0 status_c_rsvd
|
|
#100 1 r 0 uf_flag
|
|
#101 1 r 0 af_flag
|
|
#102 1 r 0 pf_flag
|
|
#103 1 r 0 irqf_flag
|
|
# -----------------------------------------------------------------
|
|
# Status Register D
|
|
#104 7 r 0 status_d_rsvd
|
|
#111 1 r 0 valid_cmos_ram
|
|
# -----------------------------------------------------------------
|
|
# Diagnostic Status Register
|
|
#112 8 r 0 diag_rsvd1
|
|
|
|
# -----------------------------------------------------------------
|
|
0 120 r 0 reserved_memory
|
|
#120 264 r 0 unused
|
|
|
|
# -----------------------------------------------------------------
|
|
# RTC_BOOT_BYTE (coreboot hardcoded)
|
|
384 1 e 4 boot_option
|
|
388 4 h 0 reboot_counter
|
|
#390 2 r 0 unused?
|
|
|
|
# -----------------------------------------------------------------
|
|
# coreboot config options: console
|
|
#392 3 r 0 unused
|
|
395 4 e 6 debug_level
|
|
#399 1 r 0 unused
|
|
|
|
#400 8 r 0 reserved for century byte
|
|
|
|
# coreboot config options: southbridge
|
|
408 1 e 1 nmi
|
|
409 2 e 7 power_on_after_fail
|
|
|
|
# coreboot config options: EC
|
|
411 1 e 8 first_battery
|
|
412 1 e 1 bluetooth
|
|
413 1 e 1 wwan
|
|
414 1 e 1 touchpad
|
|
415 1 e 1 wlan
|
|
416 1 e 1 trackpoint
|
|
417 1 e 1 fn_ctrl_swap
|
|
418 1 e 1 sticky_fn
|
|
419 1 e 1 power_management_beeps
|
|
420 1 e 1 low_battery_beep
|
|
421 1 e 9 sata_mode
|
|
422 2 e 11 usb_always_on
|
|
#423 1 r 1 unused
|
|
|
|
# coreboot config options: northbridge
|
|
424 3 e 10 gfx_uma_size
|
|
#427 5 r 0 unused
|
|
432 8 h 0 volume
|
|
|
|
# VBOOT
|
|
448 128 r 0 vbnv
|
|
|
|
# coreboot config options: check sums
|
|
984 16 h 0 check_sum
|
|
#1000 24 r 0 amd_reserved
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
enumerations
|
|
|
|
#ID value text
|
|
1 0 Disable
|
|
1 1 Enable
|
|
2 0 Enable
|
|
2 1 Disable
|
|
4 0 Fallback
|
|
4 1 Normal
|
|
6 0 Emergency
|
|
6 1 Alert
|
|
6 2 Critical
|
|
6 3 Error
|
|
6 4 Warning
|
|
6 5 Notice
|
|
6 6 Info
|
|
6 7 Debug
|
|
6 8 Spew
|
|
7 0 Disable
|
|
7 1 Enable
|
|
7 2 Keep
|
|
8 0 Secondary
|
|
8 1 Primary
|
|
9 0 AHCI
|
|
9 1 Compatible
|
|
10 0 32M
|
|
10 1 48M
|
|
10 2 64M
|
|
10 3 128M
|
|
10 5 96M
|
|
10 6 160M
|
|
11 0 Disable
|
|
11 1 AC and battery
|
|
11 2 AC only
|
|
|
|
# -----------------------------------------------------------------
|
|
checksums
|
|
|
|
checksum 392 415 984
|