.. |
bootblock
|
soc/amd/stoneyridge: Move LPC support to common
|
2019-06-06 18:50:28 +00:00 |
spd
|
google/grunt: add new two DDR source for Treeya
|
2019-09-26 05:46:41 +00:00 |
variants
|
src/mainboard: Remove unused '#include <device/pci.h>'
|
2019-12-20 17:59:59 +00:00 |
acpi_tables.c
|
|
|
BiosCallOuts.c
|
|
|
board_info.txt
|
|
|
chromeos.c
|
mainboard: remove "recovery" gpio, selectively add "presence" gpio.
|
2019-05-13 09:21:51 +00:00 |
dsdt.asl
|
mb: Set coreboot as DSDT's manufacturer model ID
|
2018-11-23 11:00:40 +00:00 |
ec.c
|
soc/amd/stoneyridge: Move LPC support to common
|
2019-06-06 18:50:28 +00:00 |
irq_tables.c
|
src/mainboard: Remove unused '#include <device/pci.h>'
|
2019-12-20 17:59:59 +00:00 |
Kconfig
|
soc/amd/stoneyridge|mbs: Deprecate SOC_AMD_NAME_PKG and others
|
2019-12-11 11:41:26 +00:00 |
Kconfig.name
|
mainboard/google/kahlee: create treeya variant
|
2019-07-21 18:53:49 +00:00 |
mainboard.c
|
Change all clrsetbits_leXX() to clrsetbitsXX()
|
2019-12-04 14:11:17 +00:00 |
Makefile.inc
|
arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-class
|
2019-07-09 12:43:35 +00:00 |
mptable.c
|
src/mainboard: Remove unused '#include <device/pci.h>'
|
2019-12-20 17:59:59 +00:00 |
OemCustomize.c
|
mb/google/kahlee/treeya: Update the memory timing table for Treeya to the 2T table
|
2019-09-04 22:01:37 +00:00 |
romstage.c
|
arch/x86: Rename some mainboard_romstage_entry()
|
2019-08-21 16:37:33 +00:00 |
smihandler.c
|
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
|
2019-03-08 08:33:24 +00:00 |