8e021d96b3
Only Sandy Bridge MRC stores scrambler seeds in CMOS. Non-Sandybridge boards ended up with these entries because of copy-paste programming. Change-Id: I5a5bda6ea4e63ba03a4219bb2a6aa546bb6ecd7a Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47149 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
58 lines
1.1 KiB
Text
58 lines
1.1 KiB
Text
## SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
# -----------------------------------------------------------------
|
|
entries
|
|
|
|
# -----------------------------------------------------------------
|
|
0 120 r 0 reserved_memory
|
|
|
|
# -----------------------------------------------------------------
|
|
# RTC_BOOT_BYTE (coreboot hardcoded)
|
|
384 1 e 4 boot_option
|
|
388 4 h 0 reboot_counter
|
|
|
|
# -----------------------------------------------------------------
|
|
# coreboot config options: console
|
|
395 4 e 6 debug_level
|
|
|
|
# coreboot config options: cpu
|
|
400 1 e 2 hyper_threading
|
|
|
|
# coreboot config options: southbridge
|
|
408 1 e 1 nmi
|
|
409 2 e 7 power_on_after_fail
|
|
|
|
# coreboot config options: bootloader
|
|
#Used by ChromeOS:
|
|
416 128 r 0 vbnv
|
|
|
|
# coreboot config options: check sums
|
|
984 16 h 0 check_sum
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
enumerations
|
|
|
|
#ID value text
|
|
1 0 Disable
|
|
1 1 Enable
|
|
2 0 Enable
|
|
2 1 Disable
|
|
4 0 Fallback
|
|
4 1 Normal
|
|
6 0 Emergency
|
|
6 1 Alert
|
|
6 2 Critical
|
|
6 3 Error
|
|
6 4 Warning
|
|
6 5 Notice
|
|
6 6 Info
|
|
6 7 Debug
|
|
6 8 Spew
|
|
7 0 Disable
|
|
7 1 Enable
|
|
7 2 Keep
|
|
# -----------------------------------------------------------------
|
|
checksums
|
|
|
|
checksum 392 415 984
|