c565bd44d1
This change adds support for logging wake source information in gsmi callbacks. With this change, all the elog logging infrastructure can be used for S0ix as well as S3 on skylake. BUG=b:67874513 Change-Id: Ie1f81e956fe0bbe2e5e4c706f27997b7bd30d5e0 Signed-off-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/22086 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
107 lines
2.7 KiB
Makefile
107 lines
2.7 KiB
Makefile
ifeq ($(CONFIG_SOC_INTEL_SKYLAKE),y)
|
|
|
|
subdirs-y += nhlt
|
|
subdirs-y += romstage
|
|
subdirs-y += ../../../cpu/intel/microcode
|
|
subdirs-y += ../../../cpu/intel/turbo
|
|
subdirs-y += ../../../cpu/x86/lapic
|
|
subdirs-y += ../../../cpu/x86/mtrr
|
|
subdirs-y += ../../../cpu/x86/smm
|
|
subdirs-y += ../../../cpu/x86/tsc
|
|
|
|
bootblock-y += bootblock/bootblock.c
|
|
bootblock-y += bootblock/cpu.c
|
|
bootblock-y += i2c.c
|
|
bootblock-y += bootblock/pch.c
|
|
bootblock-y += bootblock/report_platform.c
|
|
bootblock-$(CONFIG_UART_DEBUG) += bootblock/uart.c
|
|
bootblock-$(CONFIG_UART_DEBUG) += uart_debug.c
|
|
bootblock-y += gpio.c
|
|
bootblock-y += gspi.c
|
|
bootblock-y += pch.c
|
|
bootblock-y += pmutil.c
|
|
bootblock-y += spi.c
|
|
bootblock-y += lpc.c
|
|
|
|
verstage-y += gspi.c
|
|
verstage-y += pch.c
|
|
verstage-$(CONFIG_UART_DEBUG) += uart_debug.c
|
|
verstage-y += pmutil.c
|
|
verstage-y += i2c.c
|
|
verstage-y += spi.c
|
|
|
|
romstage-y += gpio.c
|
|
romstage-y += gspi.c
|
|
romstage-y += i2c.c
|
|
romstage-y += memmap.c
|
|
romstage-y += me.c
|
|
romstage-y += pch.c
|
|
romstage-y += pei_data.c
|
|
romstage-y += pmutil.c
|
|
romstage-$(CONFIG_PLATFORM_USES_FSP2_0) += reset.c
|
|
romstage-y += spi.c
|
|
romstage-$(CONFIG_UART_DEBUG) += uart_debug.c
|
|
|
|
ramstage-$(CONFIG_HAVE_ACPI_TABLES) += acpi.c
|
|
ramstage-$(CONFIG_PLATFORM_USES_FSP1_1) += chip.c
|
|
ramstage-$(CONFIG_PLATFORM_USES_FSP2_0) += chip_fsp20.c
|
|
ramstage-y += cpu.c
|
|
ramstage-y += dsp.c
|
|
ramstage-y += elog.c
|
|
ramstage-y += finalize.c
|
|
ramstage-y += gpio.c
|
|
ramstage-y += gspi.c
|
|
ramstage-y += i2c.c
|
|
ramstage-y += igd.c
|
|
ramstage-y += irq.c
|
|
ramstage-y += lockdown.c
|
|
ramstage-y += lpc.c
|
|
ramstage-y += me.c
|
|
ramstage-y += memmap.c
|
|
ramstage-y += pch.c
|
|
ramstage-y += pei_data.c
|
|
ramstage-y += pmc.c
|
|
ramstage-y += pmutil.c
|
|
ramstage-$(CONFIG_PLATFORM_USES_FSP2_0) += reset.c
|
|
ramstage-y += sd.c
|
|
ramstage-y += smi.c
|
|
ramstage-y += smmrelocate.c
|
|
ramstage-y += spi.c
|
|
ramstage-y += systemagent.c
|
|
ramstage-y += uart.c
|
|
ramstage-$(CONFIG_UART_DEBUG) += uart_debug.c
|
|
ramstage-y += vr_config.c
|
|
|
|
smm-y += elog.c
|
|
smm-y += gpio.c
|
|
smm-y += pch.c
|
|
smm-y += pmutil.c
|
|
smm-y += smihandler.c
|
|
smm-$(CONFIG_SPI_FLASH_SMM) += spi.c
|
|
smm-$(CONFIG_UART_DEBUG) += uart_debug.c
|
|
smm-y += uart.c
|
|
|
|
postcar-y += memmap.c
|
|
postcar-$(CONFIG_UART_DEBUG) += uart_debug.c
|
|
postcar-y += gspi.c
|
|
postcar-y += spi.c
|
|
|
|
# cpu_microcode_bins += ???
|
|
|
|
CPPFLAGS_common += -I$(src)/soc/intel/skylake
|
|
CPPFLAGS_common += -I$(src)/soc/intel/skylake/include
|
|
|
|
ifeq ($(CONFIG_PLATFORM_USES_FSP1_1),y)
|
|
CPPFLAGS_common += -I$(src)/soc/intel/skylake/include/fsp11
|
|
CPPFLAGS_common += -I$(src)/vendorcode/intel/fsp/fsp1_1/skylake
|
|
else
|
|
CPPFLAGS_common += -I$(src)/soc/intel/skylake/include/fsp20
|
|
CPPFLAGS_common += -I$(src)/vendorcode/intel/fsp/fsp2_0/skykabylake
|
|
endif
|
|
|
|
# Currently used for microcode path.
|
|
CPPFLAGS_common += -I3rdparty/blobs/mainboard/$(MAINBOARDDIR)
|
|
|
|
ROMCCFLAGS := -mcpu=p4 -fno-simplify-phi -O2
|
|
|
|
endif
|