b66757fc58
This patch adds following changes,
- APL, CFL, DENVERTON soc's using same implementation to setup and
teardown FSP CAR. Hence cache_as_ram_fsp.S from soc folder is
cosolidated into one file and moved to common code CPU car folder.
- exit_car_fsp.S is from APL, DNV soc folder is clubbed into one file
and moved to common CPU car.
- The new file apollolake/fspcar.c is addded to pass tempraminit
parameters.
- Coffee lake Soc uses FSPT to support Intel Security features like
BootGuard verify boot and Measured boot. Add FSP CAR support for CFL
by programming tempraminit parameters and add FSP_T_XIP default if
FSP_CAR is selected.
BUG= None
TEST= Build for both CFL RVP11 & RVP8 and verified for successful CAR setup.
Build for both leafhill and harcuvar platform by selecting CONFIG_FSP_CAR
without errors.
Change-Id: I98d2dd9711ddc0d7ea7d1672fba700259ee3a3a9
Signed-off-by: Praveen hodagatta pranesh <praveenx.hodagatta.pranesh@intel.com>
Reviewed-on: https://review.coreboot.org/29209
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
35 lines
1 KiB
C
35 lines
1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2018 Intel Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
#include <bootblock_common.h>
|
|
#include <FsptUpd.h>
|
|
|
|
const FSPT_UPD temp_ram_init_params = {
|
|
.FspUpdHeader = {
|
|
.Signature = 0x545F4450554C5041ULL, /* 'APLUPD_T' */
|
|
.Revision = 1,
|
|
.Reserved = {0},
|
|
},
|
|
.FsptCommonUpd = {
|
|
.Revision = 0,
|
|
.Reserved = {0},
|
|
.MicrocodeRegionBase = 0,
|
|
.MicrocodeRegionLength = 0,
|
|
.CodeRegionBase =
|
|
(uint32_t)(0x100000000ULL - CONFIG_ROM_SIZE),
|
|
.CodeRegionLength = (uint32_t)CONFIG_ROM_SIZE,
|
|
.Reserved1 = {0},
|
|
},
|
|
};
|