c65fba87b3
Use the new unified version of the spd_gen tool to generate all LP4x and DDR4 SPDs, storing them in a new spd/ directory. Storing them in a common location allows platforms with the same SPD requirements to share SPD files, reducing duplication compared to storing SPDs in soc/ and mainboard/ directories. For each memory technology there are multiple sets of SPDs. Each set corresponds to a set of platforms with different SPD requirements, e.g. due to different memory training code expectations. A manifest file (platforms_manifest.generated.txt) lists the platform -> set mappings. Commands used to generate SPDs: cp util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt \ spd/lp4x/memory_parts.json cp util/spd_tools/ddr4/global_ddr4_mem_parts.json.txt \ spd/ddr4/memory_parts.json util/spd_tools/bin/spd_gen spd/lp4x/memory_parts.json lp4x util/spd_tools/bin/spd_gen spd/ddr4/memory_parts.json ddr4 BUG=b:191776301 TEST=None Signed-off-by: Reka Norman <rekanorman@google.com> Change-Id: Iac82847a1a0c1f2e7271d0d3b3a7261849813a24 Reviewed-on: https://review.coreboot.org/c/coreboot/+/57514 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
22 lines
592 B
Text
22 lines
592 B
Text
# Generated by:
|
|
# util/spd_tools/bin/spd_gen spd/ddr4/memory_parts.json ddr4
|
|
|
|
H5AN8G6NDJR-XNC,spd-1.hex
|
|
MT40A512M16TB-062E:J,spd-1.hex
|
|
H5ANAG6NCMR-XNC,spd-2.hex
|
|
HMA851S6CJR6N-VK,spd-3.hex
|
|
K4A8G165WC-BCTD,spd-3.hex
|
|
H5AN8G6NCJR-VKC,spd-3.hex
|
|
MT40A1G16KNR-075:E,spd-4.hex
|
|
K4AAG165WB-MCTD,spd-5.hex
|
|
H5ANAG6NCMR-VKC,spd-6.hex
|
|
K4A8G165WC-BCWE,spd-1.hex
|
|
MT40A1G16KD-062E:E,spd-7.hex
|
|
K4AAG165WA-BCWE,spd-7.hex
|
|
H5AN8G6NCJR-XNC,spd-1.hex
|
|
K4AAG165WA-BCTD,spd-8.hex
|
|
H5ANAG6NDMR-XNC,spd-2.hex
|
|
H5ANAG6NCJR-XNC,spd-9.hex
|
|
K4AAG165WB-BCWE,spd-9.hex
|
|
MT40A1G16RC-062E:B,spd-9.hex
|
|
MT40A512M16TB-062E:R,spd-1.hex
|