c8feeddf34
We used several names for that same value, and hardcoded the value at some more places. They're all LOCAL_APIC_ADDR now (except for lapic specific code that still uses LAPIC_DEFAULT_BASE). Change-Id: I1d4be73b1984f22b7e84681edfadf0588a7589b6 Signed-off-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-on: http://review.coreboot.org/676 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
112 lines
4.1 KiB
C
112 lines
4.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008 Arastra, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/* This code is based on src/mainboard/intel/jarrell/mptable.c */
|
|
|
|
#include <console/console.h>
|
|
#include <arch/smp/mpspec.h>
|
|
#include <arch/ioapic.h>
|
|
#include <device/pci.h>
|
|
#include <string.h>
|
|
#include <stdint.h>
|
|
|
|
static void *smp_write_config_table(void *v)
|
|
{
|
|
struct mp_config_table *mc;
|
|
int bus_isa;
|
|
u8 bus_pci = 6;
|
|
u8 bus_pcie_a = 1;
|
|
|
|
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
|
|
|
mptable_init(mc, LOCAL_APIC_ADDR);
|
|
|
|
smp_write_processors(mc);
|
|
|
|
mptable_write_buses(mc, NULL, &bus_isa);
|
|
|
|
/* IOAPIC handling */
|
|
smp_write_ioapic(mc, 0x01, 0x20, IO_APIC_ADDR);
|
|
|
|
mptable_add_isa_interrupts(mc, bus_isa, 0x1, 0);
|
|
|
|
/* Standard local interrupt assignments */
|
|
mptable_lintsrc(mc, bus_isa);
|
|
|
|
/* Internal PCI devices */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x01<<2)|0, 0x01, 0x10); /* DMA controller */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x02<<2)|0, 0x01, 0x10); /* PCIe port A */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x03<<2)|0, 0x01, 0x10); /* PCIe port A1 */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1c<<2)|0, 0x01, 0x10); /* PCIe port B0 */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1c<<2)|1, 0x01, 0x11); /* PCIe port B1 */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1c<<2)|2, 0x01, 0x12); /* PCIe port B2 */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1c<<2)|3, 0x01, 0x13); /* PCIe port B3 */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1d<<2)|0, 0x01, 0x10); /* UHCI0/EHCI */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1d<<2)|1, 0x01, 0x11); /* UHCI1 */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1e<<2)|0, 0x01, 0x10); /* Audio */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1e<<2)|1, 0x01, 0x11); /* Modem */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1f<<2)|1, 0x01, 0x11); /* SATA/SMBus */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
0, (0x1f<<2)|3, 0x01, 0x13); /* ? */
|
|
|
|
/* PCI slot */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pci, 0x00, 0x01, 0x10);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pci, 0x01, 0x01, 0x11);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pci, 0x02, 0x01, 0x12);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pci, 0x03, 0x01, 0x13);
|
|
|
|
/* PCIe port A slot */
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pcie_a, 0x00, 0x01, 0x10);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pcie_a, 0x01, 0x01, 0x11);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pcie_a, 0x02, 0x01, 0x12);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
|
bus_pcie_a, 0x03, 0x01, 0x13);
|
|
|
|
/* There is no extension information... */
|
|
|
|
/* Compute the checksums */
|
|
return mptable_finalize(mc);
|
|
}
|
|
|
|
unsigned long write_smp_table(unsigned long addr)
|
|
{
|
|
void *v;
|
|
v = smp_write_floating_table(addr, 0);
|
|
return (unsigned long)smp_write_config_table(v);
|
|
}
|
|
|