d56981f778
since it is still our most wide-spread codebase. The patch is pretty trivial, and nobody except Torsten even looked at it in a week, so.... Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2880 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
114 lines
2.7 KiB
Text
114 lines
2.7 KiB
Text
##
|
|
## Compute the location and size of where this firmware image
|
|
## (linuxBIOS plus bootloader) will live in the boot rom chip.
|
|
##
|
|
default ROM_SIZE = 256 * 1024
|
|
default ROM_SECTION_SIZE = ROM_SIZE
|
|
default ROM_SECTION_OFFSET = 0
|
|
|
|
##
|
|
## Compute the start location and size size of
|
|
## The linuxBIOS bootloader.
|
|
##
|
|
default PAYLOAD_SIZE = ( ROM_SECTION_SIZE - ROM_IMAGE_SIZE )
|
|
default CONFIG_ROM_PAYLOAD_START = (0xffffffff - ROM_SIZE + ROM_SECTION_OFFSET + 1)
|
|
|
|
##
|
|
## Compute where this copy of linuxBIOS will start in the boot rom
|
|
##
|
|
default _ROMBASE = ( CONFIG_ROM_PAYLOAD_START + PAYLOAD_SIZE )
|
|
|
|
##
|
|
## Compute a range of ROM that can cached to speed up linuxBIOS,
|
|
## execution speed.
|
|
##
|
|
## XIP_ROM_SIZE must be a power of 2.
|
|
## XIP_ROM_BASE must be a multiple of XIP_ROM_SIZE
|
|
##
|
|
default XIP_ROM_SIZE=32*1024
|
|
default XIP_ROM_BASE = ( _ROMBASE + ROM_IMAGE_SIZE - XIP_ROM_SIZE )
|
|
|
|
##
|
|
## Set all of the defaults for an x86 architecture
|
|
##
|
|
|
|
arch i386 end
|
|
|
|
##
|
|
## Build the objects we have code for in this directory.
|
|
##
|
|
|
|
driver mainboard.o
|
|
object vgabios.o
|
|
if HAVE_PIRQ_TABLE object irq_tables.o end
|
|
#object reset.o
|
|
|
|
##
|
|
## Romcc output
|
|
##
|
|
makerule ./failover.E
|
|
depends "$(MAINBOARD)/failover.c ./romcc"
|
|
action "./romcc -E -O --label-prefix=failover -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/failover.c -o $@"
|
|
end
|
|
|
|
makerule ./failover.inc
|
|
depends "$(MAINBOARD)/failover.c ./romcc"
|
|
action "./romcc -O --label-prefix=failover -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/failover.c -o $@"
|
|
end
|
|
|
|
makerule ./auto.E
|
|
depends "$(MAINBOARD)/auto.c option_table.h ./romcc"
|
|
action "./romcc -E -mcpu=i386 -O -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/auto.c -o $@"
|
|
end
|
|
makerule ./auto.inc
|
|
depends "$(MAINBOARD)/auto.c option_table.h ./romcc"
|
|
action "./romcc -mcpu=i386 -O -I$(TOP)/src -I. $(CPPFLAGS) $(MAINBOARD)/auto.c -o $@"
|
|
end
|
|
|
|
##
|
|
## Build our 16 bit and 32 bit linuxBIOS entry code
|
|
##
|
|
mainboardinit cpu/x86/16bit/entry16.inc
|
|
mainboardinit cpu/x86/32bit/entry32.inc
|
|
ldscript /cpu/x86/16bit/entry16.lds
|
|
ldscript /cpu/x86/32bit/entry32.lds
|
|
|
|
##
|
|
## Build our reset vector (This is where linuxBIOS is entered)
|
|
##
|
|
mainboardinit cpu/x86/16bit/reset16.inc
|
|
ldscript /cpu/x86/16bit/reset16.lds
|
|
|
|
### Should this be in the northbridge code?
|
|
mainboardinit arch/i386/lib/cpu_reset.inc
|
|
|
|
##
|
|
## Include an id string (For safe flashing)
|
|
##
|
|
mainboardinit arch/i386/lib/id.inc
|
|
ldscript /arch/i386/lib/id.lds
|
|
|
|
###
|
|
### O.k. We aren't just an intermediary anymore!
|
|
###
|
|
|
|
##
|
|
## Setup RAM
|
|
##
|
|
mainboardinit cpu/x86/fpu/enable_fpu.inc
|
|
mainboardinit ./auto.inc
|
|
|
|
##
|
|
## Include the secondary Configuration files
|
|
##
|
|
dir /pc80
|
|
config chip.h
|
|
|
|
chip cpu/emulation/qemu-i386
|
|
device pci_domain 0 on
|
|
device pci 0.0 on end
|
|
device pci 1.0 on end
|
|
# register "com1" = "{1}"
|
|
# register "com1" = "{1, 0, 0x3f8, 4}"
|
|
end
|
|
end
|