cc55b9b919
Use of the uma_memory_base and _size variables is very scattered. Implementation of setup_uma_memory() will appear in each northbridge. It should be possible to do this setup entirely in northbridge code and get rid of the globals in a follow-up. Change-Id: I07ccd98c55a6bcaa8294ad9704b88d7afb341456 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1204 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
144 lines
3.8 KiB
C
144 lines
3.8 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2011 QingPei Wang <wangqingpei@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <arch/io.h>
|
|
#include <boot/tables.h>
|
|
#include <cpu/x86/msr.h>
|
|
#include <cpu/amd/mtrr.h>
|
|
#include <device/pci_def.h>
|
|
#include "SBPLATFORM.h"
|
|
#include "chip.h"
|
|
|
|
|
|
u8 is_dev3_present(void);
|
|
void set_pcie_dereset(void);
|
|
void set_pcie_reset(void);
|
|
void enable_int_gfx(void);
|
|
|
|
/* GPIO6. */
|
|
void enable_int_gfx(void)
|
|
{
|
|
volatile u8 *gpio_reg;
|
|
|
|
#ifdef UNUSED_CODE
|
|
RWPMIO(SB_PMIOA_REGEA, AccWidthUint8, ~(BIT0), BIT0); /* Disable the PCIB */
|
|
RWPMIO(SB_PMIOA_REGF6, AccWidthuint8, ~(BIT0), BIT0); /* Disable Gec */
|
|
#endif
|
|
/* make sure the MMIO(fed80000) is accessible */
|
|
RWPMIO(SB_PMIOA_REG24, AccWidthUint8, ~(BIT0), BIT0);
|
|
|
|
gpio_reg = (volatile u8 *)ACPI_MMIO_BASE + 0xD00; /* IoMux Register */
|
|
|
|
*(gpio_reg + 0x6) = 0x1; /* Int_vga_en */
|
|
*(gpio_reg + 170) = 0x1; /* gpio_gate */
|
|
|
|
gpio_reg = (volatile u8 *)ACPI_MMIO_BASE + 0x100; /* GPIO Registers */
|
|
|
|
*(gpio_reg + 0x6) = 0x8;
|
|
*(gpio_reg + 170) = 0x0;
|
|
}
|
|
|
|
void set_pcie_dereset()
|
|
{
|
|
}
|
|
|
|
void set_pcie_reset(void)
|
|
{
|
|
}
|
|
|
|
u8 is_dev3_present(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
|
|
/*************************************************
|
|
* enable the dedicated function in M5A88-V board.
|
|
* This function called early than rs780_enable.
|
|
*************************************************/
|
|
static void m5a88pm_v_enable(device_t dev)
|
|
{
|
|
|
|
printk(BIOS_INFO, "Mainboard ASUS M5A88-V Enable. dev=0x%p\n", dev);
|
|
|
|
#if CONFIG_GFXUMA
|
|
msr_t msr, msr2;
|
|
|
|
/* TOP_MEM: the top of DRAM below 4G */
|
|
msr = rdmsr(TOP_MEM);
|
|
printk
|
|
(BIOS_INFO, "%s, TOP MEM: msr.lo = 0x%08x, msr.hi = 0x%08x\n",
|
|
__func__, msr.lo, msr.hi);
|
|
|
|
/* TOP_MEM2: the top of DRAM above 4G */
|
|
msr2 = rdmsr(TOP_MEM2);
|
|
printk
|
|
(BIOS_INFO, "%s, TOP MEM2: msr2.lo = 0x%08x, msr2.hi = 0x%08x\n",
|
|
__func__, msr2.lo, msr2.hi);
|
|
|
|
/* refer to UMA Size Consideration in 780 BDG. */
|
|
switch (msr.lo) {
|
|
case 0x10000000: /* 256M system memory */
|
|
uma_memory_size = 0x4000000; /* 64M recommended UMA */
|
|
break;
|
|
|
|
case 0x20000000: /* 512M system memory */
|
|
uma_memory_size = 0x8000000; /* 128M recommended UMA */
|
|
break;
|
|
|
|
default: /* 1GB and above system memory */
|
|
uma_memory_size = 0x10000000; /* 256M recommended UMA */
|
|
break;
|
|
}
|
|
|
|
uma_memory_base = msr.lo - uma_memory_size; /* TOP_MEM1 */
|
|
printk(BIOS_INFO, "%s: uma size 0x%08llx, memory start 0x%08llx\n",
|
|
__func__, uma_memory_size, uma_memory_base);
|
|
|
|
/* TODO: TOP_MEM2 */
|
|
#else
|
|
uma_memory_size = 0x8000000; /* 128M recommended UMA */
|
|
uma_memory_base = 0x38000000; /* 1GB system memory supposed */
|
|
#endif
|
|
|
|
set_pcie_dereset();
|
|
enable_int_gfx();
|
|
}
|
|
|
|
int add_mainboard_resources(struct lb_memory *mem)
|
|
{
|
|
/* UMA is removed from system memory in the northbridge code, but
|
|
* in some circumstances we want the memory mentioned as reserved.
|
|
*/
|
|
#if CONFIG_GFXUMA
|
|
printk(BIOS_INFO, "uma_memory_start=0x%llx, uma_memory_size=0x%llx \n",
|
|
uma_memory_base, uma_memory_size);
|
|
lb_add_memory_range(mem, LB_MEM_RESERVED, uma_memory_base,
|
|
uma_memory_size);
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
struct chip_operations mainboard_ops = {
|
|
CHIP_NAME("ASUS M5A88-V Mainboard")
|
|
.enable_dev = m5a88pm_v_enable,
|
|
};
|