76c392d294
In order to be able to share code across different poppy variants, provide the concept of baseboard and variants. New directory layout: variants/baseboard - code variants/baseboard/include/baseboard - headers variants/poppy - code variants/poppy/include/variant - headers New boards would then add themselves under their board name within "variants" directory. This is purely an organizational change. BUG=b:37375693 Change-Id: If6c1c5f479cfffe768abf27495d379744104e2dc Signed-off-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/19322 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
72 lines
1.7 KiB
Text
72 lines
1.7 KiB
Text
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2016 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <variant/ec.h>
|
|
#include <variant/gpio.h>
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x05, // DSDT revision: ACPI v5.0
|
|
"COREv4", // OEM id
|
|
"COREBOOT", // OEM table id
|
|
0x20110725 // OEM revision
|
|
)
|
|
{
|
|
/* Some generic macros */
|
|
#include <soc/intel/skylake/acpi/platform.asl>
|
|
|
|
/* global NVS and variables */
|
|
#include <soc/intel/skylake/acpi/globalnvs.asl>
|
|
|
|
/* CPU */
|
|
#include <soc/intel/skylake/acpi/cpu.asl>
|
|
|
|
Scope (\_SB)
|
|
{
|
|
Device (PWRB)
|
|
{
|
|
Name (_HID, EisaId ("PNP0C0C"))
|
|
}
|
|
Device (PCI0)
|
|
{
|
|
/* Image processing unit */
|
|
#include <soc/intel/skylake/acpi/ipu.asl>
|
|
#include <soc/intel/skylake/acpi/systemagent.asl>
|
|
#include <soc/intel/skylake/acpi/pch.asl>
|
|
}
|
|
}
|
|
|
|
/* Chrome OS specific */
|
|
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
|
|
|
|
/* Chipset specific sleep states */
|
|
#include <soc/intel/skylake/acpi/sleepstates.asl>
|
|
|
|
/* Chrome OS Embedded Controller */
|
|
Scope (\_SB.PCI0.LPCB)
|
|
{
|
|
/* ACPI code for EC SuperIO functions */
|
|
#include <ec/google/chromeec/acpi/superio.asl>
|
|
/* ACPI code for EC functions */
|
|
#include <ec/google/chromeec/acpi/ec.asl>
|
|
}
|
|
|
|
Scope (\_SB)
|
|
{
|
|
/* Dynamic Platform Thermal Framework */
|
|
#include <variant/acpi/dptf.asl>
|
|
}
|
|
}
|