cf246d5166
Objects that are created with acpigen need to be declared with External () for the generation of dsdt.asl to pass iasl without errors. There are some objects that are common to all platforms, and some that should be declared only conditionally. Having a top-level ASL helps to achieve this. Change-Id: Ibaf1ab9941b82f99e5fa857c0c7e4b6192c74330 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49794 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Wim Vervoorn <wvervoorn@eltan.com> Reviewed-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-by: Christian Walter <christian.walter@9elements.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
68 lines
1.8 KiB
Text
68 lines
1.8 KiB
Text
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/* DefinitionBlock Statement */
|
|
#include <acpi/acpi.h>
|
|
DefinitionBlock (
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
ACPI_DSDT_REV_2,
|
|
OEM_ID,
|
|
ACPI_TABLE_CREATOR,
|
|
0x00010001 /* OEM Revision */
|
|
)
|
|
{ /* Start of ASL file */
|
|
#include <acpi/dsdt_top.asl>
|
|
|
|
/* Globals for the platform */
|
|
#include "acpi/mainboard.asl"
|
|
|
|
/* Describe the USB Overcurrent pins */
|
|
#include "acpi/usb_oc.asl"
|
|
|
|
/* PCI IRQ mapping for the Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/pcie.asl>
|
|
|
|
/* Describe the processor tree (\_SB) */
|
|
#include <cpu/amd/agesa/family15tn/acpi/cpu.asl>
|
|
|
|
/* Describe the supported Sleep States for this Southbridge */
|
|
#include <southbridge/amd/common/acpi/sleepstates.asl>
|
|
|
|
/* Describe the Sleep Methods (WAK, PTS, GTS, etc.) for this platform */
|
|
#include "acpi/sleep.asl"
|
|
|
|
Scope(\_SB) {
|
|
/* global utility methods expected within the \_SB scope */
|
|
#include <arch/x86/acpi/globutil.asl>
|
|
|
|
/* Describe IRQ Routing mapping for this platform (within the \_SB scope) */
|
|
#include "acpi/routing.asl"
|
|
|
|
Device(PCI0) {
|
|
/* Describe the AMD Northbridge */
|
|
#include <northbridge/amd/agesa/family15tn/acpi/northbridge.asl>
|
|
|
|
/* Describe the AMD Fusion Controller Hub Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/fch.asl>
|
|
|
|
}
|
|
|
|
/* Describe PCI INT[A-H] for the Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/pci_int.asl>
|
|
|
|
} /* End Scope(_SB) */
|
|
|
|
/* Describe SMBUS for the Southbridge */
|
|
#include <southbridge/amd/agesa/hudson/acpi/smbus.asl>
|
|
|
|
/* Define the General Purpose Events for the platform */
|
|
#include "acpi/gpe.asl"
|
|
|
|
/* Define the Thermal zones and methods for the platform */
|
|
#include "acpi/thermal.asl"
|
|
|
|
/* Define the System Indicators for the platform */
|
|
#include "acpi/si.asl"
|
|
|
|
}
|
|
/* End of ASL file */
|