587193d461
Move NFC_INT to GPIO9 Swap CODEC_INT to GPIO46 and WLAN_DISABLE_L to GPIO42 Swap ACCEL_INT to GPIO45 and PP1800_CODEC_EN to GPIO43 Enable PP1800_CODEC_EN, CODEC_LDOENA, CODEC_RESET_L Old-Change-Id: I5547d34f1b7953808375aa5fe5e0a9640ae7e05e Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/175291 Reviewed-by: Aaron Durbin <adurbin@chromium.org> (cherry picked from commit 5bb4bc59e37ee4fe9a0556e08a53402c822e5bd6) samus: Misc fixes from proto1b bringup - NFC interrupt is expected in the kernel as a GPIO now, so set it back to that type - NFC FW update GPIO should be low - Accel/Codec interrupts were still set as GPIO type, they should be set as PIRQ type Old-Change-Id: I354c848ae7b158943f4745872b82a49e17e67e2f Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/176513 Reviewed-by: Aaron Durbin <adurbin@chromium.org> (cherry picked from commit 75a0944f320c80618f12732a23344ce40010a688) Squashed two small patches for samus. Change-Id: I7ec56191fe2b7f19e470df175ad0bbe320a442f5 Signed-off-by: Isaac Christensen <isaac.christensen@se-eng.com> Reviewed-on: http://review.coreboot.org/6852 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
124 lines
5.2 KiB
C
124 lines
5.2 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2013 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef SAMUS_GPIO_H
|
|
#define SAMUS_GPIO_H
|
|
|
|
struct pch_lp_gpio_map;
|
|
|
|
const struct pch_lp_gpio_map mainboard_gpio_map[] = {
|
|
LP_GPIO_UNUSED, /* 0: UNUSED */
|
|
LP_GPIO_UNUSED, /* 1: UNUSED */
|
|
LP_GPIO_UNUSED, /* 2: UNUSED */
|
|
LP_GPIO_UNUSED, /* 3: UNUSED */
|
|
LP_GPIO_NATIVE, /* 4: NATIVE: I2C0_SDA_GPIO4 */
|
|
LP_GPIO_NATIVE, /* 5: NATIVE: I2C0_SCL_GPIO5 */
|
|
LP_GPIO_NATIVE, /* 6: NATIVE: I2C1_SDA_GPIO6 */
|
|
LP_GPIO_NATIVE, /* 7: NATIVE: I2C1_SCL_GPIO7 */
|
|
LP_GPIO_ACPI_SCI, /* 8: PCH_LTE_WAKE_L */
|
|
LP_GPIO_IRQ_EDGE, /* 9: NFC_INT (GPIO IRQ) */
|
|
LP_GPIO_ACPI_SCI, /* 10: PCH_WLAN_WAKE_L */
|
|
LP_GPIO_UNUSED, /* 11: UNUSED */
|
|
LP_GPIO_UNUSED, /* 12: UNUSED */
|
|
LP_GPIO_PIRQ, /* 13: TRACKPAD_INT_L (PIRQL) */
|
|
LP_GPIO_PIRQ, /* 14: TOUCH_INT_L (PIRQM) */
|
|
LP_GPIO_UNUSED, /* 15: UNUSED (STRAP) */
|
|
LP_GPIO_INPUT, /* 16: PCH_WP */
|
|
LP_GPIO_UNUSED, /* 17: UNUSED */
|
|
LP_GPIO_NATIVE, /* 18: PCIE_WLAN_CLKREQ_L */
|
|
LP_GPIO_UNUSED, /* 19: UNUSED */
|
|
LP_GPIO_UNUSED, /* 20: UNUSED */
|
|
LP_GPIO_OUT_HIGH, /* 21: PP3300_SSD_EN */
|
|
LP_GPIO_UNUSED, /* 22: UNUSED */
|
|
LP_GPIO_OUT_HIGH, /* 23: PP3300_AUTOBAHN_EN */
|
|
LP_GPIO_UNUSED, /* 24: UNUSED */
|
|
LP_GPIO_INPUT, /* 25: EC_IN_RW */
|
|
LP_GPIO_OUT_HIGH, /* 26: NFC_EN */
|
|
LP_GPIO_UNUSED, /* 27: UNUSED */
|
|
LP_GPIO_UNUSED, /* 28: UNUSED */
|
|
LP_GPIO_UNUSED, /* 29: UNUSED */
|
|
LP_GPIO_NATIVE, /* 30: NATIVE: PCH_SUSWARN_L */
|
|
LP_GPIO_NATIVE, /* 31: NATIVE: ACOK_BUF */
|
|
LP_GPIO_NATIVE, /* 32: NATIVE: LPC_CLKRUN_L */
|
|
LP_GPIO_NATIVE, /* 33: NATIVE: SSD_DEVSLP */
|
|
LP_GPIO_ACPI_SMI, /* 34: EC_SMI_L */
|
|
LP_GPIO_ACPI_SMI, /* 35: PCH_NMI_DBG_L (route in NMI_EN) */
|
|
LP_GPIO_ACPI_SCI, /* 36: EC_SCI_L */
|
|
LP_GPIO_UNUSED, /* 37: UNUSED */
|
|
LP_GPIO_UNUSED, /* 38: UNUSED */
|
|
LP_GPIO_UNUSED, /* 39: UNUSED */
|
|
LP_GPIO_NATIVE, /* 40: NATIVE: PCH_USB1_OC_L */
|
|
LP_GPIO_NATIVE, /* 41: NATIVE: PCH_USB2_OC_L */
|
|
LP_GPIO_OUT_HIGH, /* 42: WLAN_DISABLE_L */
|
|
LP_GPIO_OUT_HIGH, /* 43: PP1800_CODEC_EN */
|
|
LP_GPIO_OUT_HIGH, /* 44: CODEC_LDOENA */
|
|
LP_GPIO_PIRQ, /* 45: ACCEL_INT (PIRQW) */
|
|
LP_GPIO_PIRQ, /* 46: CODEC_INT_L (PIRQO) */
|
|
LP_GPIO_PIRQ, /* 47: ACCEL_GYRO_INT (PIRQP) */
|
|
LP_GPIO_UNUSED, /* 48: UNUSED */
|
|
LP_GPIO_INPUT, /* 49: HDMI_CEC */
|
|
LP_GPIO_UNUSED, /* 50: UNUSED */
|
|
LP_GPIO_UNUSED, /* 51: UNUSED */
|
|
LP_GPIO_INPUT, /* 52: SIM_DET */
|
|
LP_GPIO_UNUSED, /* 53: UNUSED */
|
|
LP_GPIO_UNUSED, /* 54: UNUSED */
|
|
LP_GPIO_UNUSED, /* 55: UNUSED */
|
|
LP_GPIO_UNUSED, /* 56: UNUSED */
|
|
LP_GPIO_OUT_HIGH, /* 57: CODEC_RESET_L */
|
|
LP_GPIO_UNUSED, /* 58: UNUSED */
|
|
LP_GPIO_OUT_HIGH, /* 59: LTE_DISABLE_L */
|
|
LP_GPIO_UNUSED, /* 60: UNUSED */
|
|
LP_GPIO_NATIVE, /* 61: NATIVE: PCH_SUS_STAT */
|
|
LP_GPIO_NATIVE, /* 62: NATIVE: PCH_SUSCLK */
|
|
LP_GPIO_NATIVE, /* 63: NATIVE: PCH_SLP_S5_L */
|
|
LP_GPIO_OUT_LOW, /* 64: NFC_FW_UPDATE */
|
|
LP_GPIO_INPUT, /* 65: MINIDP_PWR_FLT_L */
|
|
LP_GPIO_OUT_HIGH, /* 66: MINIDP_PWR_EN */
|
|
LP_GPIO_INPUT, /* 67: RAM_ID0 */
|
|
LP_GPIO_INPUT, /* 68: RAM_ID1 */
|
|
LP_GPIO_INPUT, /* 69: RAM_ID2 */
|
|
LP_GPIO_OUT_HIGH, /* 70: LTE_POWER_ON */
|
|
LP_GPIO_NATIVE, /* 71: NATIVE: MODPHY_EN */
|
|
LP_GPIO_UNUSED, /* 72: UNUSED */
|
|
LP_GPIO_UNUSED, /* 73: UNUSED */
|
|
LP_GPIO_UNUSED, /* 74: UNUSED */
|
|
LP_GPIO_UNUSED, /* 75: UNUSED */
|
|
LP_GPIO_UNUSED, /* 76: UNUSED */
|
|
LP_GPIO_UNUSED, /* 77: UNUSED */
|
|
LP_GPIO_UNUSED, /* 78: UNUSED */
|
|
LP_GPIO_UNUSED, /* 79: UNUSED */
|
|
LP_GPIO_UNUSED, /* 80: UNUSED */
|
|
LP_GPIO_UNUSED, /* 81: UNUSED */
|
|
LP_GPIO_NATIVE, /* 82: NATIVE: EC_RCIN_L */
|
|
LP_GPIO_UNUSED, /* 83: UNUSED */
|
|
LP_GPIO_UNUSED, /* 84: UNUSED */
|
|
LP_GPIO_UNUSED, /* 85: UNUSED */
|
|
LP_GPIO_UNUSED, /* 86: UNUSED (STRAP) */
|
|
LP_GPIO_UNUSED, /* 87: UNUSED */
|
|
LP_GPIO_UNUSED, /* 88: UNUSED */
|
|
LP_GPIO_OUT_HIGH, /* 89: PP3300_SD_EN */
|
|
LP_GPIO_UNUSED, /* 90: UNUSED */
|
|
LP_GPIO_NATIVE, /* 91: NATIVE: UART0_PCHRX_BTTX */
|
|
LP_GPIO_NATIVE, /* 92: NATIVE: UART0_PCHTX_BTRX */
|
|
LP_GPIO_NATIVE, /* 93: NATIVE: UART0_PCHRTS_BTCTS_L */
|
|
LP_GPIO_NATIVE, /* 94: NATIVE: UART0_PCHCTS_BTRTS_L */
|
|
LP_GPIO_END
|
|
};
|
|
|
|
#endif
|